NDLI: T3 SOC design flow case study: Design a video processing pipeline

Content Provider	IEEE Xplore Digital Library
Author	ShengqiYang, Tiehan Lu,
Copyright Year	2007
Description	Author affiliation: Intel, USA (ShengqiYang,; Tiehan Lu,)
Abstract	Topics Covered With CMOS quick scaling down, more and more components are integrated into a SOC chip. How to design a complex SOC chip is becoming a very challenging topic. In this tutorial, we will use our design experience on a video processing pipeline to illustrate the complete design flow for a SOC system. A video processing pipeline consists video signal demodulation, video decoding (H.264/MPEG2/MPEG4 /VC1/AVS, etc), and video post-processing, etc. For video post-processing, it is designed to enhance video quality and might contain motion adaptive/compensated de-interlacing, motion compensated frame rate conversion, noise reduction (out-loop de-blocking, de-ringing, mosquito noise and Gaussian noise reducer), contrast enhancement, sharpness enhancement, color enhancement, etc. There are several reasons that we choose this video processing pipeline as an illustrative example. By year 2006, the consumer electronics market already achieved size of $145 billion, and it will grow to more than $155 billion in 2007, according to the semi-annual industrial report released by the Consumer Electronics Association (CEA). The transition from analog to digital television together with the dramatic price fall of LCD panel/plasma display will fuel demand in the television market and display technologies to totally account for $26 billion. There are three important factors in making a digital television. The first is panel manufacturing; the second is the semiconductor chip supporting video processing; and the third is component assembling. Among them, video processing pipeline is the core of a digital television and the most design-intensive factor. Further, this video processing pipeline is a very important component inside high-end Graphics Processing Unit (GPU) as implemented and demonstrated in AMD/ATI All-in-Wonder X1900, NVIDIA GPU with Pure Video technology, and Intel integrated/discrete GPU. In this tutorial, we will cover most issues related with designing a SOC for video processing pipeline. More specifically, we will focus our discussion on how to design the algorithms, architecture, and register-transfer level implementation for video post processing. Furthermore, we will discuss the FPGA prototype of this video processing pipeline, and chip validation flow based on simulation and emulation. Target audience This tutorial is intended to provide an insight view on video processing pipeline for industry and academia architects, ASIC/SOC designers, validation engineers, etc. Since this tutorial will bring an industry design experience on a complex SOC system and cover a complete design flow from algorithm, architecture, RTL, FPGA prototype, and chip validation, it will benefit a substantial part of the ASICON2007 audience if they attend this tutorial. Prerequisite knowledge Basic knowledge on video, VLSI, and computer architecture is recommended.
Starting Page	10
Ending Page	10
File Size	32756
Page Count	1
File Format	PDF
ISBN	9781424411313
DOI	10.1109/ICASIC.2007.4415551
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-22
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Process design Pipelines Digital TV Algorithm design and analysis Noise reduction Gaussian noise Colored noise Consumer electronics Plasma displays Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time FPGA-implementation for blue-sky Detection

A Practical Design Flow of Noise Reduction Algorithm for Video Post Processing

A novel video processing IC for progressive scan TV

FPGA prototyping using behavioral synthesis for improving video processing algorithm and FHD TV SoC design

High speed video signal acquisition and processing system based on FPGA technique

A new pipeline implementation of an adaptive IIR filter for noise reduction application

Design and implementation of 16-bit fixed point digital signal processor

FPGA Architecture for Real-Time Video Noise Estimation

Efficient mapping of mathematical expressions into DSP blocks

T3 SOC design flow case study: Design a video processing pipeline

Similar Documents

Real-time FPGA-implementation for blue-sky Detection

A Practical Design Flow of Noise Reduction Algorithm for Video Post Processing

A novel video processing IC for progressive scan TV

FPGA prototyping using behavioral synthesis for improving video processing algorithm and FHD TV SoC design

High speed video signal acquisition and processing system based on FPGA technique

A new pipeline implementation of an adaptive IIR filter for noise reduction application

Design and implementation of 16-bit fixed point digital signal processor

FPGA Architecture for Real-Time Video Noise Estimation

Efficient mapping of mathematical expressions into DSP blocks

T3 SOC design flow case study: Design a video processing pipeline