NDLI: High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits

Content Provider	IEEE Xplore Digital Library
Author	Weisheng Zhao Chappert, C. Javerliac, V. Noziere, J.-P.
Copyright Year	1965
Abstract	Densely embedding Magnetic Tunnel Junctions (MTJ) in CMOS logic circuits is considered as one potentially powerful solution to bring non volatility, instant on/off and low standby power in today's programmable logic circuits, in order to overcome major drawbacks while preserving high operation speed. A critical issue in this process is the integration of MTJ electric signal to CMOS electronics, in particular the requirement of ldquozerordquo read/write error for logic applications. In this paper, we propose a new sense amplifier circuit, called Pre-Charge Sense Amplifier (PCSA). This circuit, comprising 7 CMOS transistors at minimum size, is able to read the magnetic configuration of a pair of magnetic tunnel junctions with opposite configurations at high speed (about 200 ps), with very low power and error rate compared to previously proposed solutions. Simulations using a ST Microelectronics 90 nm design kit and a compact model of MTJ demonstrate the performances of PCSA.
Sponsorship	IEEE Magnetics Society
Starting Page	3784
Ending Page	3787
Page Count	4
File Size	432891
File Format	PDF
ISSN	00189464
Volume Number	45
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit stability High power amplifiers CMOS logic circuits Logic circuits Magnetic tunneling Signal processing CMOS process Magnetic circuits Error analysis Circuit simulation high reliability and MTJ/CMOS hybrid logic MTJ non-volatile low power high speed
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Separated Precharge Sensing Amplifier for Deep Submicrometer MTJ/CMOS Hybrid Logic Circuits

A High-Reliability, Low-Power Magnetic Full Adder

Design Optimization and Analysis of Multicontext STT-MTJ/CMOS Logic Circuits

Domain Wall Shift Register-Based Reconfigurable Logic

Beyond MRAM, CMOS/MTJ Integration for Logic Components

BiCMOS nonthreshold logic for high-speed low-power applications

Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM

Self-Enabled “Error-Free” Switching Circuit for Spin Transfer Torque MRAM and Logic

Ultra-Low Power Hybrid CMOS-Magnetic Logic Architecture

High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits

Similar Documents

Separated Precharge Sensing Amplifier for Deep Submicrometer MTJ/CMOS Hybrid Logic Circuits

A High-Reliability, Low-Power Magnetic Full Adder

Design Optimization and Analysis of Multicontext STT-MTJ/CMOS Logic Circuits

Domain Wall Shift Register-Based Reconfigurable Logic

Beyond MRAM, CMOS/MTJ Integration for Logic Components

BiCMOS nonthreshold logic for high-speed low-power applications

Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM

Self-Enabled “Error-Free” Switching Circuit for Spin Transfer Torque MRAM and Logic

Ultra-Low Power Hybrid CMOS-Magnetic Logic Architecture

High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits