NDLI: Atypical Voltage Transitions in FinFET Multistage Circuits: Origin and Significance

Content Provider	IEEE Xplore Digital Library
Author	Pandey, A. Kumar, H. Manhas, S.K. Dasgupta, S. Anand, B.
Copyright Year	1963
Abstract	For optimizing FinFET circuit-level parameters (such as number of fins) with performance predictability, it is necessary to understand the nature of voltage transitions at the nodes of a multistage logic circuit. Since the device’s extension region parasitics are strong, these transitions need to be studied while considering them. We find using Technology Computer aided design simulations that the transitions at the input/output nodes of FinFET inverter chain stages are unconventional in nature for an important range of fan-out loads and input transition time values. The transition has three parts. First, a monotonous increase/decrease, followed by a duration of slowly varying voltage (which we call drag), and again followed by a monotonous increase/decrease. The duration of this drag is a strong function of a circuit’s transistor sizing (number of fins). We explain this phenomenon to be due to the strong gate-controlled modulation of carrier densities in the low-doped part of the drain extension region. We demonstrate that this phenomenon has serious implications on circuit delay and power consumption.
Sponsorship	IEEE Electron Devices Society
Starting Page	1392
Ending Page	1396
Page Count	5
File Size	4659712
File Format	PDF
ISSN	00189383
Volume Number	63
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2016-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FinFETs Capacitance Inverters Logic gates Integrated circuit modeling Modulation Doping short-circuit (SC) power. Delay FinFET FinFET inverter chain
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Device and Circuit Performance Estimation of Junctionless Bulk FinFETs

Effect of Load Capacitance and Input Transition Time on FinFET Inverter Capacitances

Dual-$V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits

Mixed FBB/RBB: A Novel Low-Leakage Technique for FinFET Forced Stacks

Asymmetric Dual-Spacer Trigate FinFET Device-Circuit Codesign and Its Variability Analysis

A Novel Bottom Spacer FinFET Structure for Improved Short-Channel, Power-Delay, and Thermal Performance

Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor

Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices

Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers

Atypical Voltage Transitions in FinFET Multistage Circuits: Origin and Significance

Similar Documents

Device and Circuit Performance Estimation of Junctionless Bulk FinFETs

Effect of Load Capacitance and Input Transition Time on FinFET Inverter Capacitances

Dual-$V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits

Mixed FBB/RBB: A Novel Low-Leakage Technique for FinFET Forced Stacks

Asymmetric Dual-Spacer Trigate FinFET Device-Circuit Codesign and Its Variability Analysis

A Novel Bottom Spacer FinFET Structure for Improved Short-Channel, Power-Delay, and Thermal Performance

Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor

Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices

Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers

Atypical Voltage Transitions in FinFET Multistage Circuits: Origin and Significance