NDLI: On the Electrostatic Discharge Robustness of Graphene

Content Provider	IEEE Xplore Digital Library
Author	Hong Li Russ, C.C. Wei Liu Johnsson, D. Gossner, H. Banerjee, K.
Copyright Year	1963
Abstract	A comprehensive study of electrostatic discharge (ESD) characterization of atomically thin graphene is reported. In a material comprising only a few atomic layers, the thermally destructive second breakdown transmission line pulsing (TLP) current (It2) reaches a remarkable 4 mA/μm for 100-ns TLP and ~8 mA/μm for 10-ns TLP or an equivalent current density of ~3 × 10⁸ and 4.6 × 10⁸ A/cm², respectively. For ~5-nm thick (~15 layers) graphene film, It2 reaches 7.4 mA/μm for 100-ns pulse. The fact that failure occurs within the graphene and not at the contacts indicates that intrinsic breakdown properties of this new material can be appropriately characterized using short-pulse stressing. Moreover, unique gate biasing effects are observed that can be exploited for novel applications including robust ESD protection designs for advanced semiconductor products. This demonstration of graphene's outstanding robustness against high-current/ESD pulses also establishes its unique potential as transparent electrodes in a variety of applications.
Sponsorship	IEEE Electron Devices Society
Starting Page	1920
Ending Page	1928
Page Count	9
File Size	3738520
File Format	PDF
ISSN	00189383
Volume Number	61
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Graphene Electrostatic discharges Current measurement Logic gates Substrates Voltage measurement transmission line pulsing (TLP) Current density current saturation electrostatic discharge (ESD) graphene It2
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Correlation of Human Metal Model and Transmission Line Pulsing Testing

Influence of InGaP and AlGaAs Schottky Layers on ESD Robustness in GaAs pHEMTs

Investigation on the Behavior of Stacked Devices Within Output Drivers Under ESD Conditions

Investigation on Robustness of CMOS Devices Against Cable Discharge Event (CDE) Under Different Layout Parameters in a Deep-Submicrometer CMOS Technology

The Impact of Drift Implant and Layout Parameters on ESD Robustness for On-Chip ESD Protection Devices in 40-V CMOS Technology

Strengthen Anti-ESD Characteristics in an HV LDMOS With Superjunction Structures

Oscillatory Transmission Line Pulsing for Characterization of Device Transient Response

Novel Silicon-Controlled Rectifier (SCR) for High-Voltage Electrostatic Discharge (ESD) Applications

Optimized pMOS-Triggered Bidirectional SCR for Low-Voltage ESD Protection Applications

On the Electrostatic Discharge Robustness of Graphene

Similar Documents

Correlation of Human Metal Model and Transmission Line Pulsing Testing

Influence of InGaP and AlGaAs Schottky Layers on ESD Robustness in GaAs pHEMTs

Investigation on the Behavior of Stacked Devices Within Output Drivers Under ESD Conditions

Investigation on Robustness of CMOS Devices Against Cable Discharge Event (CDE) Under Different Layout Parameters in a Deep-Submicrometer CMOS Technology

The Impact of Drift Implant and Layout Parameters on ESD Robustness for On-Chip ESD Protection Devices in 40-V CMOS Technology

Strengthen Anti-ESD Characteristics in an HV LDMOS With Superjunction Structures

Oscillatory Transmission Line Pulsing for Characterization of Device Transient Response

Novel Silicon-Controlled Rectifier (SCR) for High-Voltage Electrostatic Discharge (ESD) Applications

Optimized pMOS-Triggered Bidirectional SCR for Low-Voltage ESD Protection Applications

On the Electrostatic Discharge Robustness of Graphene