NDLI: The Quantum Metal Ferroelectric Field-Effect Transistor

Content Provider	IEEE Xplore Digital Library
Author	Frank, D.J. Solomon, P.M. Dubourdieu, C. Frank, M.M. Narayanan, V.
Copyright Year	1963
Abstract	It has recently been suggested that ferroelectric (FE) negative capacitance effects can be used to achieve steep subthreshold slope field-effect transistors, which are greatly desired for reducing energy consumption in modern digital electronics. Here, we propose that this concept can be improved by the introduction of a very thin metal or metal-like layer (a quantum metal) between the FE and the semiconductor channel. We show how to design this layer so that it attenuates the polarization charge of the FE, applying an appropriate charge to the semiconductor, while at the same time presenting a relatively constant capacitance to the FE layer, as is needed to stabilize the negative capacitance regime. For homogeneous polarization, we estimate that this device (a QMFeFET) can have extremely steep subthreshold characteristics (2 mV/decade over 11 decades) and that its energy and delay performance are advantageous.
Sponsorship	IEEE Electron Devices Society
Starting Page	2145
Ending Page	2153
Page Count	9
File Size	1912754
File Format	PDF
ISSN	00189383
Volume Number	61
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Iron Quantum capacitance Logic gates Materials Field effect transistors steep slope. Ferroelectrics (FEs) field-effect transistor (FET) low power devices negative capacitance steep slope
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modeling and Design of Ferroelectric MOSFETs

Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors

Ferroelectricity of HfZrO₂ in Energy Landscape With Surface Potential Gain for Low-Power Steep-Slope Transistors

Erratum: Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors

Analysis of the current-voltage characteristics of Silicon on Ferroelectric Insulator Field Effect Transistor (SOF-FET)

Ferroelectric Negative Capacitance Field Effect Transistor

Silicon on ferroelectric Tunnel FET (SOF-TFET) for low power application

Sub-kT/q Switching in Strong Inversion in PbZr_0.52Ti_0.48O₃ Gated Negative Capacitance FETs

Proposal of a Hysteresis-Free Zero Subthreshold Swing Field-Effect Transistor

The Quantum Metal Ferroelectric Field-Effect Transistor

Similar Documents

Modeling and Design of Ferroelectric MOSFETs

Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors

Ferroelectricity of HfZrO2 in Energy Landscape With Surface Potential Gain for Low-Power Steep-Slope Transistors

Erratum: Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors

Analysis of the current-voltage characteristics of Silicon on Ferroelectric Insulator Field Effect Transistor (SOF-FET)

Ferroelectric Negative Capacitance Field Effect Transistor

Silicon on ferroelectric Tunnel FET (SOF-TFET) for low power application

Sub-kT/q Switching in Strong Inversion in PbZr0.52Ti0.48O3 Gated Negative Capacitance FETs

Proposal of a Hysteresis-Free Zero Subthreshold Swing Field-Effect Transistor

The Quantum Metal Ferroelectric Field-Effect Transistor

Ferroelectricity of HfZrO₂ in Energy Landscape With Surface Potential Gain for Low-Power Steep-Slope Transistors

Sub-kT/q Switching in Strong Inversion in PbZr_0.52Ti_0.48O₃ Gated Negative Capacitance FETs