NDLI: Design of the Trigger Interface and Distribution Board for TJNAF 12 GeV Upgrade

Content Provider	IEEE Xplore Digital Library
Author	Gu, J.W. Abbott, D.J. Cuevas, R.C. Dong, H.T. Gyurjyan, V.H. Heyes, W.G. Jastrzembski, E.A. Kaneta, S.R. Moffit, B.J. Nganga, N.N. Raydo, B.J. Timmer, C.A. Wilson, J.S.
Copyright Year	1963
Abstract	The design of the Trigger Interface and Distribution (TID) board for the 12 GeV Upgrade at Thomas Jefferson National Accelerator Facility (TJNAF) is described. The TID board distributes a low jitter system clock, synchronized trigger, and synchronized multi-purpose SYNC signal. The TID also initiates readout for the data acquisition front-end crate. With the TID boards, a multi-crate system can be setup for large scale nuclear physics experiments. The TID board can be selectively populated as a Trigger Interface (TI) board, or a Trigger Distribution (TD) board for the 12 GeV upgrade experiments. When the TID is populated as a TI, The TID can be located in the VXS crate and distribute the CLOCK/TRIGGER/SYNC (CTS) through the VXS/P0 connector; it can also be located in the standard VME64 crate, and distribute the CTS through the VME/P2 connector or front panel connectors. It initiates the data acquisition for the front-end crate where the TI is positioned in. When the TID is populated as a TD, it fans out the CTS from the trigger supervisor to the front-end crates through optical fibres. The TD board monitors the trigger processing on the TI boards, and sends feedback to the Trigger Supervisor (TS) board for event readout flow control. A Field Programmable Gate Arrays (FPGA) is utilised on the TID board to provide programmability. The TID board was intensively tested on the bench. The TID production version has been released to industry for contract manufacturing.
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	3714
Ending Page	3719
Page Count	6
File Size	795871
File Format	PDF
ISSN	00189499
Volume Number	60
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Field programmable gate arrays Synchronization Transceivers Optical switches Data acquisition printed circuits field programmable gate arrays
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of the Trigger Interface and Distribution board for CEBAF 12 GeV Upgrade

A High-Resolution TDC-Based Board for a Fully Digital Trigger and Data Acquisition System in the NA62 Experiment at CERN

FPGA Based Data Read-Out System of the Belle II Pixel Detector

Design and Implementation of a Data Transfer Protocol Via Optical Fiber

Event and pulse node hardware for nuclear fusion experiments

Minimizing Dead Time of the Belle II Data Acquisition System With Pipelined Trigger Flow Control

IEEE 1588 Time Synchronization Board in MTCA.4 Form Factor

Characterizing Jitter Performance of Multi Gigabit FPGA-Embedded Serial Transceivers

Timing and Triggering System Prototype for the XFEL Project

Design of the Trigger Interface and Distribution Board for TJNAF 12 GeV Upgrade

Similar Documents

Design of the Trigger Interface and Distribution board for CEBAF 12 GeV Upgrade

A High-Resolution TDC-Based Board for a Fully Digital Trigger and Data Acquisition System in the NA62 Experiment at CERN

FPGA Based Data Read-Out System of the Belle II Pixel Detector

Design and Implementation of a Data Transfer Protocol Via Optical Fiber

Event and pulse node hardware for nuclear fusion experiments

Minimizing Dead Time of the Belle II Data Acquisition System With Pipelined Trigger Flow Control

IEEE 1588 Time Synchronization Board in MTCA.4 Form Factor

Characterizing Jitter Performance of Multi Gigabit FPGA-Embedded Serial Transceivers

Timing and Triggering System Prototype for the XFEL Project

Design of the Trigger Interface and Distribution Board for TJNAF 12 GeV Upgrade