NDLI: Characterizing Jitter Performance of Multi Gigabit FPGA-Embedded Serial Transceivers

Content Provider	IEEE Xplore Digital Library
Author	Aloisio, A. Cevenini, F. Giordano, R. Izzo, V.
Copyright Year	1963
Abstract	High-speed serial links are a key component of data acquisition systems for High Energy Physics. They carry physics events data and often also clock, trigger and fast control signals. For the latter applications, the jitter on the clock recovered from the serial stream is a critical parameter since it directly affects the timing performance of data acquisition and trigger systems. Latest Field Programmable Gate Arrays (FPGAs) include multi-gigabit serial transceivers, which are configurable with various options and support many data encodings. However, an in-depth jitter characterization of those devices is not available yet. In this paper we present measurements of the jitter on the clock recovered by a GTP transceiver (embedded in a Xilinx Virtex 5 FPGA) as a function of the data pattern, coding and logic activity on the transmitter and receiver FPGAs.
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	451
Ending Page	455
Page Count	5
File Size	1083497
File Format	PDF
ISSN	00189499
Volume Number	57
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transceivers Clocks Field programmable gate arrays Data acquisition Timing jitter Optical transmitters Control systems Large Hadron Collider Programmable logic arrays Performance evaluation serial links FPGAs jitter recovered clock
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fixed-Latency, Multi-Gigabit Serial Links With Xilinx FPGAs

High-Speed, Fixed-Latency Serial Links With FPGAs for Synchronous Transfers

A Frequency Agile, Self-Adaptive Serial Link on Xilinx FPGAs

Emulating the GLink Chip Set With FPGA Serial Transceivers in the ATLAS Level-1 Muon Trigger

Timing and Fast Control for the Upgraded Readout Architecture of the LHCb Experiment at CERN

Design and FPGA Implementation of High-Speed, Fixed-Latency Serial Transceivers

A Low-Power 0.5–6.6 Gb/s Wireline Transceiver Embedded in Low-Cost 28 nm FPGAs

PET System Synchronization and Timing Resolution Using High-Speed Data Links

An FPGA-Based TDC for Free Space Quantum Key Distribution

Characterizing Jitter Performance of Multi Gigabit FPGA-Embedded Serial Transceivers

Similar Documents

Fixed-Latency, Multi-Gigabit Serial Links With Xilinx FPGAs

High-Speed, Fixed-Latency Serial Links With FPGAs for Synchronous Transfers

A Frequency Agile, Self-Adaptive Serial Link on Xilinx FPGAs

Emulating the GLink Chip Set With FPGA Serial Transceivers in the ATLAS Level-1 Muon Trigger

Timing and Fast Control for the Upgraded Readout Architecture of the LHCb Experiment at CERN

Design and FPGA Implementation of High-Speed, Fixed-Latency Serial Transceivers

A Low-Power 0.5–6.6 Gb/s Wireline Transceiver Embedded in Low-Cost 28 nm FPGAs

PET System Synchronization and Timing Resolution Using High-Speed Data Links

An FPGA-Based TDC for Free Space Quantum Key Distribution

Characterizing Jitter Performance of Multi Gigabit FPGA-Embedded Serial Transceivers