NDLI: A Soft Decodable Concatenated LDPC Code

Content Provider	IEEE Xplore Digital Library
Author	Shaohua Yang Yang Han Xuebin Wu Wood, R. Galbraith, R.
Copyright Year	1965
Abstract	In this paper, a concatenated low-density-parity-check (LDPC) coding scheme that is suitable for iterative soft decoding is introduced for magnetic recording systems. The concatenated code is constructed as the product of two linear codes, in which a conventional 4 kB LDPC code is used as the inner code and a single-parity check code serves as the outer code. The outer code in this concatenated construction spans many sectors, possibly an entire track, and the code rate and the block size can be flexibly configured. While individual sectors can be read and decoded independently, the full decoding power of the concatenated code can only be achieved by reading all the data sectors that are involved in the outer code. The concatenated code produces significant signal-to-noise gain over the baseline 4 kB LDPC. The soft decoding for the single-parity check code is very simple compared with the 4 kB LDPC code, and the concatenated code has a similar decoding complexity as the baseline 4 kB LDPC code. When the individual sectors within the outer code are updated in place, a read-modify-write procedure must be employed.
Sponsorship	IEEE Magnetics Society
Starting Page	1
Ending Page	4
Page Count	4
File Size	2427995
File Format	PDF
ISSN	00189464
Volume Number	51
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Iterative decoding Decoding Product codes Encoding Signal to noise ratio Detectors turbo iteration concatenated code product code ECC LDPC iterative decoding Concatenated code error correction code low-density-parity-check (LDPC)
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 0.18-$muhbox m$CMOS Analog Min-Sum Iterative Decoder for a (32,8) Low-Density Parity-Check (LDPC) Code

Error Rate Estimation of Low-Density Parity-Check Codes Decoded by Quantized Soft-Decision Iterative Algorithms

Packet-LDPC codes for tape drives

An Ensemble of Iteratively Decodable Codes Constructed Based on a Superposition Method

Concatenated Codes for Combating Effects of Intertrack Interference in Shingled Magnetic Recording

An improved two-state turbo-SPC code for wireless communication systems

Design and performance of turbo Gallager codes

LDPC codes based on serially concatenated multiple parity-check codes

Optimization of LDPC-coded turbo CDMA systems

A Soft Decodable Concatenated LDPC Code

Similar Documents

A 0.18-$muhbox m$CMOS Analog Min-Sum Iterative Decoder for a (32,8) Low-Density Parity-Check (LDPC) Code

Error Rate Estimation of Low-Density Parity-Check Codes Decoded by Quantized Soft-Decision Iterative Algorithms

Packet-LDPC codes for tape drives

An Ensemble of Iteratively Decodable Codes Constructed Based on a Superposition Method

Concatenated Codes for Combating Effects of Intertrack Interference in Shingled Magnetic Recording

An improved two-state turbo-SPC code for wireless communication systems

Design and performance of turbo Gallager codes

LDPC codes based on serially concatenated multiple parity-check codes

Optimization of LDPC-coded turbo CDMA systems

A Soft Decodable Concatenated LDPC Code