NDLI: Futility Scaling: High-Associativity Cache Partitioning

Please wait, while we are loading the content...

CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache

Locality-Aware Mapping of Nested Parallel Patterns on GPUs

Load Value Approximation

Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution

RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks

Calculating Architectural Vulnerability Factors for Spatial Multi-bit Transient Faults

Skewed Compressed Caches

Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities

SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers

NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?

Wormhole: Wisely Predicting Multidimensional Branches

Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers

DaDianNao: A Machine-Learning Supercomputer

Transparent Hardware Management of Stacked DRAM as Part of Memory

Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists

Arbitrary Modulus Indexing

Random Fill Cache Architecture

GPUMech: GPU Performance Modeling Technique Based on Interval Analysis

Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors

Adaptive Cache Management for Energy-Efficient GPU Computing

Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks

A Front-end Execution Architecture for High Energy Efficiency

Hi-Rise: A High-Radix Switch for 3D Integration with Single-cycle Arbitration

Bias-Free Branch Predictor

Compiler Support for Optimizing Memory Bank-Level Parallelism

B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors

Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache

PORPLE: An Extensible Optimizer for Portable Data Placement on GPU

FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems

CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware

PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research

Harnessing Soft Computations for Low-Budget Fault Tolerance

Futility Scaling: High-Associativity Cache Partitioning

Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems

Execution Drafting: Energy Efficiency Through Computation Deduplication

Multi-GPU System Design with Memory Networks

Loop-Aware Memory Prefetching Using Code Block Working Sets

Architectural Specialization for Inter-Iteration Loop Dependence Patterns

PipeCheck: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models

Bi-Modal DRAM Cache: A Scalable and Effective Die-Stacked DRAM Cache

Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures

Short-Circuiting Memory Traffic in Handheld Platforms

Continuous, Low Overhead, Run-Time Validation of Program Executions

PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration

Dodec: Random-Link, Low-Radix On-Chip Networks

BuMP: Bulk Memory Access Prediction and Streaming

Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations

Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution

Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures

Managing GPU Concurrency in Heterogeneous Architectures

Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks

A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events

COMP: Compiler Optimizations for Manycore Processors

Futility Scaling: High-Associativity Cache Partitioning

Content Provider	ACM Digital Library
Author	Wang, Ruisheng Chen, Lizhong
Abstract	As shared last level caches are widely used in many-core CMPs to boost system performance, partitioning a large shared cache among multiple concurrently running applications becomes increasingly important in order to reduce destructive interference. However, while recent works start to show the promise of using replacement-based partitioning schemes, such existing schemes either suffer from the severe associativity degradation when the number of partitions is high, or lack the ability to precisely partition the whole cache which leads to decreased resource efficiency. In this paper, we propose Futility Scaling (FS), a novel replacement-based cache partitioning scheme that can precisely partition the whole cache while still maintaining high associativity even with a large number of partitions. The futility of a cache line represents the uselessness of this line to application performance and can be ranked in different ways by various policies, e.g., LRU and LFU. The idea of FS is to control the size of a partition by properly scaling the futility of its cache lines. We study the properties of FS on both associativity and sizing in an analytical framework, and present a feedback-based implementation of FS that incurs little overhead in practice. Simulation results show that, FS improves performance over previously proposed Vantage and Prism by up to 6.0% and 13.7%, respectively.
Starting Page	356
Ending Page	367
Page Count	12
File Format	PDF
ISBN	9781479969982
ISSN	10724451
DOI	10.1109/MICRO.2014.46
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-12-13
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Futility Scaling : High-Associativity Cache Partitioning ( Extended Version )

Futility Scaling: High-Associativity Cache Partitioning

Vantage: Scalable and Efficient Fine-Grain Cache Partitioning (2011)

Highly efficient lru implementations for high associativity cache memory.

Dynamic Cache Partitioning for CMP/SMT Systems (2004)

Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures

Reconfiguring Cache Associativity: Adaptive Cache Design for Wide-Range Reliable Low-Voltage Operation Using 7T/14T SRAM

The ZCache: Decoupling Ways and Associativity

Dynamic cache partitioning for simultaneous multithreading systems (2001)

Futility Scaling: High-Associativity Cache Partitioning

Similar Documents

Futility Scaling : High-Associativity Cache Partitioning ( Extended Version )

Futility Scaling: High-Associativity Cache Partitioning

Vantage: Scalable and Efficient Fine-Grain Cache Partitioning (2011)

Highly efficient lru implementations for high associativity cache memory.

Dynamic Cache Partitioning for CMP/SMT Systems (2004)

Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures

Reconfiguring Cache Associativity: Adaptive Cache Design for Wide-Range Reliable Low-Voltage Operation Using 7T/14T SRAM

The ZCache: Decoupling Ways and Associativity

Dynamic cache partitioning for simultaneous multithreading systems (2001)

Futility Scaling: High-Associativity Cache Partitioning