Multiple Clone Row DRAM: A low latency and area optimized DRAM

Article

Multiple clone row DRAM: a low latency and area optimized DRAM

Article

Row-buffer decoupling:a case for low-latency DRAM microarchitecture

Article

Half-DRAM:a high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation

Article

Capacity (gb) latency (ns) tiered-latency dram: a low latency and low cost dram architecture.

Capacity (Gb) Latency (ns) Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture

LHA: Latency Hiding Algorithm for DRAM

Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture (2013)

Article

Row-buffer decoupling: a case for low-latency DRAM microarchitecture

Article