NDLI: A fully associative, tagless DRAM cache

Please wait, while we are loading the content...

Volume 43, Issue 5, December 2015

Volume 43, Issue 4, September 2015

Volume 43, Issue 3, May 2015

Volume 43, Issue 3, June 2015

A case for core-assisted bottleneck acceleration in GPUs

Redundant memory mappings for fast access to large memories

Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8

Cost-effective speculative scheduling in high performance processors

Exploring the potential of heterogeneous von neumann/dataflow execution models

PIM-enabled instructions

Thermal time shifting

A variable warp size architecture

Manycore network interfaces for in-memory rack-scale computing

Towards sustainable in-situ server systems in the big data era

A scalable processing-in-memory accelerator for parallel graph processing

Profiling a warehouse-scale computer

A fully associative, tagless DRAM cache

LaZy superscalar

SHRINK: Reducing the ISA complexity via instruction recycling

Reducing world switches in virtualized environment with flexible cross-world calls

Warped-compression

Unified address translation for memory-mapped SSDs with FlashMap

Accelerating asynchronous programs through event sneak peek

Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures

DjiNN and Tonic

Efficient execution of memory access phases using dataflow specialization

Computer performance microscopy with Shim

Multiple clone row DRAM

The load slice core microarchitecture

Branch vanguard

Data reorganization in memory using 3D-stacked DRAM

Flexible software profiling of GPU architectures

Flexible auto-refresh

Semantic locality and context-based prefetching using reinforcement learning

Architecting to achieve a billion requests per second throughput on a single key-value store server platform

Dynamic thread block launch

Volume 43, Issue 1, March 2015

A fully associative, tagless DRAM cache

Content Provider	ACM Digital Library
Author	Lee, Yongjun Kim, Jongwon Jang, Hakbeom Yang, Hyunggyun Kim, Jangwoo Jeong, Jinkyu Lee, Jae W.
Abstract	This paper introduces a tagless cache architecture for large in-package DRAM caches. The conventional die-stacked DRAM cache has both a TLB and a cache tag array, which are responsible for virtual-to-physical and physical-to-cache address translation, respectively. We propose to align the granularity of caching with OS page size and take a unified approach to address translation and cache tag management. To this end, we introduce cache-map TLB (cTLB), which stores virtual-to-cache, instead of virtual-to-physical, address mappings. At a TLB miss, the TLB miss handler allocates the requested block into the cache if it is not cached yet, and updates both the page table and cTLB with the virtual-to-cache address mapping. Assuming the availability of large in-package DRAM caches, this ensures that an access to the memory region within the TLB reach always hits in the cache with low hit latency since a TLB access immediately returns the exact location of the requested block in the cache, hence saving a tag-checking operation. The remaining cache space is used as victim cache for memory pages that are recently evicted from cTLB. By completely eliminating data structures for cache tag management, from either on-die SRAM or in-package DRAM, the proposed DRAM cache achieves best scalability and hit latency, while maintaining high hit rate of a fully associative cache. Our evaluation with 3D Through-Silicon Via (TSV)-based in-package DRAM demonstrates that the proposed cache improves the IPC and energy efficiency by 30.9% and 39.5%, respectively, compared to the baseline with no DRAM cache. These numbers translate to 4.3% and 23.8% improvements over an impractical SRAM-tag cache requiring megabytes of on-die SRAM storage, due to low hit latency and zero energy waste for cache tags.
Starting Page	211
Ending Page	222
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/2872887.2750383
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	43
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in