NDLI: Redundant memory mappings for fast access to large memories

Please wait, while we are loading the content...

Volume 43, Issue 5, December 2015

Volume 43, Issue 4, September 2015

Volume 43, Issue 3, May 2015

Volume 43, Issue 3, June 2015

A case for core-assisted bottleneck acceleration in GPUs

Redundant memory mappings for fast access to large memories

Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8

Cost-effective speculative scheduling in high performance processors

Exploring the potential of heterogeneous von neumann/dataflow execution models

PIM-enabled instructions

Thermal time shifting

A variable warp size architecture

Manycore network interfaces for in-memory rack-scale computing

Towards sustainable in-situ server systems in the big data era

A scalable processing-in-memory accelerator for parallel graph processing

Profiling a warehouse-scale computer

A fully associative, tagless DRAM cache

LaZy superscalar

SHRINK: Reducing the ISA complexity via instruction recycling

Reducing world switches in virtualized environment with flexible cross-world calls

Warped-compression

Unified address translation for memory-mapped SSDs with FlashMap

Accelerating asynchronous programs through event sneak peek

Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures

DjiNN and Tonic

Efficient execution of memory access phases using dataflow specialization

Computer performance microscopy with Shim

Multiple clone row DRAM

The load slice core microarchitecture

Branch vanguard

Data reorganization in memory using 3D-stacked DRAM

Flexible software profiling of GPU architectures

Flexible auto-refresh

Semantic locality and context-based prefetching using reinforcement learning

Architecting to achieve a billion requests per second throughput on a single key-value store server platform

Dynamic thread block launch

Volume 43, Issue 1, March 2015

Redundant memory mappings for fast access to large memories

Content Provider	ACM Digital Library
Author	Cristal, Adrián Karakostas, Vasileios McKinley, Kathryn S. Ayar, Furkan Ünsal, Osman Nemirovsky, Mario Swift, Michael M. Gandhi, Jayneel Hill, Mark D.
Abstract	Page-based virtual memory improves programmer productivity, security, and memory utilization, but incurs performance overheads due to costly page table walks after TLB misses. This overhead can reach 50% for modern workloads that access increasingly vast memory with stagnating TLB sizes. To reduce the overhead of virtual memory, this paper proposes Redundant Memory Mappings (RMM), which leverage ranges of pages and provides an efficient, alternative representation of many virtual-to-physical mappings. We define a range be a subset of process's pages that are virtually and physically contiguous. RMM translates each range with a single range table entry, enabling a modest number of entries to translate most of the process's address space. RMM operates in parallel with standard paging and uses a software range table and hardware range TLB with arbitrarily large reach. We modify the operating system to automatically detect ranges and to increase their likelihood with eager page allocation. RMM is thus transparent to applications. We prototype RMM software in Linux and emulate the hardware. RMM performs substantially better than paging alone and huge pages, and improves a wider variety of workloads than direct segments (one range per program), reducing the overhead of virtual memory to less than 1% on average.
Starting Page	66
Ending Page	78
Page Count	13
File Format	PDF
ISSN	01635964
DOI	10.1145/2872887.2749471
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	43
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in