NDLI: ShiDianNao:shifting vision processing closer to the sensor

Please wait, while we are loading the content...

Volume 43, Issue 5, December 2015

Volume 43, Issue 4, September 2015

Volume 43, Issue 3, May 2015

Volume 43, Issue 3, June 2015

A case for core-assisted bottleneck acceleration in GPUs

Redundant memory mappings for fast access to large memories

Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8

Cost-effective speculative scheduling in high performance processors

Exploring the potential of heterogeneous von neumann/dataflow execution models

PIM-enabled instructions

Thermal time shifting

A variable warp size architecture

Manycore network interfaces for in-memory rack-scale computing

Towards sustainable in-situ server systems in the big data era

A scalable processing-in-memory accelerator for parallel graph processing

Profiling a warehouse-scale computer

A fully associative, tagless DRAM cache

LaZy superscalar

SHRINK: Reducing the ISA complexity via instruction recycling

Reducing world switches in virtualized environment with flexible cross-world calls

Warped-compression

Unified address translation for memory-mapped SSDs with FlashMap

Accelerating asynchronous programs through event sneak peek

Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures

DjiNN and Tonic

Efficient execution of memory access phases using dataflow specialization

Computer performance microscopy with Shim

Multiple clone row DRAM

The load slice core microarchitecture

Branch vanguard

Data reorganization in memory using 3D-stacked DRAM

Flexible software profiling of GPU architectures

Flexible auto-refresh

Semantic locality and context-based prefetching using reinforcement learning

Architecting to achieve a billion requests per second throughput on a single key-value store server platform

Dynamic thread block launch

Volume 43, Issue 1, March 2015

ShiDianNao:shifting vision processing closer to the sensor

Content Provider	ACM Digital Library
Author	Li, Ling Luo, Tao Du, Zidong Chen, Tianshi Ienne, Paolo Feng, Xiaobing Chen, Yunji Fasthuber, Robert Temam, Olivier
Abstract	In recent years, neural network accelerators have been shown to achieve both high energy efficiency and high performance for a broad application scope within the important category of recognition and mining applications. Still, both the energy efficiency and performance of such accelerators remain limited by memory accesses. In this paper, we focus on image applications, arguably the most important category among recognition and mining applications. The neural networks which are state-of-the-art for these applications are Convolutional Neural Networks (CNN), and they have an important property: weights are shared among many neurons, considerably reducing the neural network memory footprint. This property allows to entirely map a CNN within an SRAM, eliminating all DRAM accesses for weights. By further hoisting this accelerator next to the image sensor, it is possible to eliminate all remaining DRAM accesses, i.e., for inputs and outputs. In this paper, we propose such a CNN accelerator, placed next to a CMOS or CCD sensor. The absence of DRAM accesses combined with a careful exploitation of the specific data access patterns within CNNs allows us to design an accelerator which is 60× more energy efficient than the previous state-of-the-art neural network accelerator. We present a full design down to the layout at 65 nm, with a modest footprint of $4.86mm^{2}$ and consuming only 320mW, but still about 30× faster than high-end GPUs.
Starting Page	92
Ending Page	104
Page Count	13
File Format	PDF
ISSN	01635964
DOI	10.1145/2872887.2750389
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	43
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in