NDLI: Reconfigurable arithmetic logic unit designed with threshold logic gates

Content Provider	IET Digital Library
Author	Santiago, A. Medina Barranca, Mario Alfredo Reyes Badillo, Ignacio Algredo Cruz, Alfonso Martinez Gutiérrez, Kelsey Alejandra Ramírez Barrón, Adrián Eleazar Cortés
Abstract	In recent years, there is a trend towards the development of reconfigurable circuits where devices using them offer flexibility and performance. Different technologies are explored, such as threshold logic gates (TLGs), which are one of the most promising future technologies, and researchers are examining and improving different characteristics such as density, performance and power dissipation. This research presents a 4-bit arithmetic logic unit (ALU), which was designed using TLGs through reconfigurable logic blocks with a universal circuit configured with three stages based on a floating-gate metal oxide semiconductor transistor with more than one control gate, which was named neu-complementary metal oxide semiconductor (ν-CMOS). The main contribution is that this device is configured as a ν-CMOS inverter and has the ability to program the threshold voltage of its transfer curve by applying an external voltage to the additional control gates. The number of input bits and the magnitude of the weighted input capacitances related to control gates of the ν-CMOS inverters is obtained and analyzed by using the graphical method (floating-gate potential diagram). Finally, the proposed 4-bit ALU shows similar results as those measured from the ALUs implemented in the field programmable gate array evaluation kit and the Motorola chip MC14581B.
Starting Page	21
Ending Page	30
Page Count	10
ISSN	1751858X
Volume Number	13
e-ISSN	17518598
Issue Number	Issue 1, Jan (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/13/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.0046
Journal	IET Circuits, Devices & Systems
Publisher Date	2018-05-01
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	ALU AND Boolean Function Circuit Configuration CMOS Integrated Circuit CMOS Logic Circuit Control Gate Control Gates Digital Circuit Design, Modelling And Testing Field Programmable Gate Array Evaluation Kit Floating-gate Metal Oxide Semiconductor Transistor Graphical Method Logic And Switching Circuit Logic Circuit Logic Design Method Logic Element Logic Gate MOSFET Circuit Motorola Chip MC14581B NAND Neu-complementary Metal Oxide Semiconductor NOR Reconfigurable Arithmetic Logic Unit Reconfigurable Circuit Reconfigurable Logic Blocks Threshold Logic Threshold Logic Gate Transition Voltage Universal Circuit Weighted Input Capacitances Word Length 4 Bit XNOR XOR Ν-CMOS Inverter
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-performance engineered gate transistor-based compact digital circuits

Reliability and performance of optimised Schmitt trigger gates

Design of synthetic biological logic circuits based on evolutionary algorithm

Modelling for triple gate spin-FET and design of triple gate spin-FET-based binary adder

Constant power consumption design of novel differential logic gate for immunity against differential power analysis

All-optical multiple logic gates with XOR, NOR, OR, and NAND functions using parallel SOA-MZI structures: theory and experiment

Logic gates constructed on CdS nanobelt field-effect transistors with high-κ HfO₂ top-gate dielectrics

Design of non-restoring divider in quantum-dot cellular automata technology

Parasitic Capacitances: Analytical Models and Impact on Circuit-Level Performance

Reconfigurable arithmetic logic unit designed with threshold logic gates

Similar Documents

High-performance engineered gate transistor-based compact digital circuits

Reliability and performance of optimised Schmitt trigger gates

Design of synthetic biological logic circuits based on evolutionary algorithm

Modelling for triple gate spin-FET and design of triple gate spin-FET-based binary adder

Constant power consumption design of novel differential logic gate for immunity against differential power analysis

All-optical multiple logic gates with XOR, NOR, OR, and NAND functions using parallel SOA-MZI structures: theory and experiment

Logic gates constructed on CdS nanobelt field-effect transistors with high-κ HfO2 top-gate dielectrics

Design of non-restoring divider in quantum-dot cellular automata technology

Parasitic Capacitances: Analytical Models and Impact on Circuit-Level Performance

Reconfigurable arithmetic logic unit designed with threshold logic gates

Logic gates constructed on CdS nanobelt field-effect transistors with high-κ HfO₂ top-gate dielectrics