NDLI: A novel differential fault analysis using two-byte fault model on AES Key schedule

Content Provider	IET Digital Library
Author	Zhang, Jinbao Wu, Ning Li, Jianhua Zhou, Fang
Abstract	One of the well-known physical attacks, i.e. differential fault analysis (DFA), can break the secret key of cryptographic device by using differential information between faulty and correct ciphertexts. Here, the authors propose a random 2-byte fault model, present a novel DFA on AES key schedule, and show how an entire AES-128 key can be cracked by using two pairs of faulty and correct ciphertexts. By inducing a random 2-byte fault in the first column of 9th round key with discontiguous rows, the authors can obtain 64 bits of AES-128 key using one pair of faulty and correct ciphertexts, two pairs of them can retrieve the entire 128-bit key without exhaustive search. The authors implement the proposed attack on HP Intel(R) Core i5-7300HQ Quad-Core 2.5 GHz CPU, 8G RAM. It takes <2 min on average to break the key. Considering the number of faulty ciphertexts, fault-induced depth, and fault model, authors’ attack is the most efficient DFA as compared to existing schemes on AES-128 key schedule.
Starting Page	661
Ending Page	666
Page Count	6
ISSN	1751858X
Volume Number	13
e-ISSN	17518598
Issue Number	Issue 5, Aug (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/13/5
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5428
Journal	IET Circuits, Devices & Systems
Publisher Date	2019-02-22
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	AES Key Schedule AES-128 Key Schedule Correct Ciphertexts Cryptography Data Security Differential Fault Analysis Differential Information Fault Diagnosis Operating System Private Key Cryptography Random 2-byte Fault Model Scheduling Secret Key Two-byte Fault Model
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Differential Fault Analysis of AES-128 Key Schedule Using a Single Multi-byte Fault

Fault Analysis on a New Block Cipher DBlock with at Most Two Fault Injections

Improved Fault Attack on LBlock: Earlier Injection with No Extra Faults

Differential fault analysis on LED using Super-Sbox

Differential fault analysis of AES: towards reaching its limits

A Fault Analysis Perspective for Testing of Secured SoC Cores

An Enhanced Key Schedule Algorithm of PRESENT-128 Block Cipher for Random and Non-Random Secret Keys

New Representations of the AES Key Schedule

Physical functions : the common factor of side-channel and fault attacks ?

A novel differential fault analysis using two-byte fault model on AES Key schedule

Similar Documents

Differential Fault Analysis of AES-128 Key Schedule Using a Single Multi-byte Fault

Fault Analysis on a New Block Cipher DBlock with at Most Two Fault Injections

Improved Fault Attack on LBlock: Earlier Injection with No Extra Faults

Differential fault analysis on LED using Super-Sbox

Differential fault analysis of AES: towards reaching its limits

A Fault Analysis Perspective for Testing of Secured SoC Cores

An Enhanced Key Schedule Algorithm of PRESENT-128 Block Cipher for Random and Non-Random Secret Keys

New Representations of the AES Key Schedule

Physical functions : the common factor of side-channel and fault attacks ?

A novel differential fault analysis using two-byte fault model on AES Key schedule