NDLI: Implementation of partial synchronization of different chaotic systems by field programmable gate array

Content Provider	IEEE Xplore Digital Library
Author	Eroglu, C. Savaci, F.A.
Copyright Year	2009
Description	Author affiliation: Department of Electrical and Electronics Engineering Izmir Institute of Technology Izmir, Turkey 35430 (Eroglu, C.; Savaci, F.A.)
Abstract	In this study, the synchronization of the master-slave systems has been achieved and implemented on Field Programmable Gate Array (FPGA). In this paper, the master system and the slave system have been chosen as Lorenz and Rossler systems, respectively. The feedback control rule has been derived by feedback linearization method. By feedback linearization, the coordinate transformation has been achieved then the control command for synchronization has been obtained. In order to implement designed synchronized system, Matlab Simulink design of the system has been translated to Xilinx System Generator design to generate Very-High-Speed Integrated Circuits Hardware Description Language (VHDL) code which is used to produce bitstream file. By Xilinx Integrated Software Environment (ISE) program, VHDL code is converted to bitstream file which has been embedded into FPGA by Field Upgradeable Systems Environment (FUSE). Finally, the designed synchronized system has been observed on the HP 54540C oscilloscope.
Starting Page	559
Ending Page	562
File Size	405588
Page Count	4
File Format	PDF
ISBN	9781424438969
DOI	10.1109/ECCTD.2009.5275038
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-23
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Chaos Fuses Linear feedback control systems Oscilloscopes Master-slave Very high speed integrated circuits Feedback control Hardware design languages Field programmable gate arrays Embedded software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of ladder diagram for programmable controller using FPGA

Chaotic model (Rössler) using Filed Programmble Gate Array (FPGA)

FPGA fuzzy logic controller for variable speed generators

Scope of digital systems increase with in system reprogrammability

FPGA implementation of Rijndael algorithm using reduced residue of prime numbers

A Hardware Based Braille Note Taker

Hardware implementation of genetic algorithm on FPGA

Implementation of optimal PID control for chaos synchronization by FPGA chip

Hardware Implementation of Traffic Controller using Fuzzy Expert System

Implementation of partial synchronization of different chaotic systems by field programmable gate array

Similar Documents

Implementation of ladder diagram for programmable controller using FPGA

Chaotic model (Rössler) using Filed Programmble Gate Array (FPGA)

FPGA fuzzy logic controller for variable speed generators

Scope of digital systems increase with in system reprogrammability

FPGA implementation of Rijndael algorithm using reduced residue of prime numbers

A Hardware Based Braille Note Taker

Hardware implementation of genetic algorithm on FPGA

Implementation of optimal PID control for chaos synchronization by FPGA chip

Hardware Implementation of Traffic Controller using Fuzzy Expert System

Implementation of partial synchronization of different chaotic systems by field programmable gate array