NDLI: High performance 16-bit MCML multiplier

Content Provider	IEEE Xplore Digital Library
Author	Delican, Y. Morgul, A.
Copyright Year	2009
Description	Author affiliation: Beykent University, Electrical & Communications Engineering Dept. Istanbul, Turkey (Morgul, A.) \|\| Bogazici University Electrical Engineering Dept. Istanbul, Turkey (Delican, Y.)
Abstract	This paper presents a high performance 16x16 bit 2's complement multiplier using MOS Current Mode Logic (MCML). A small library of MCML logic gates consisting of NAND/AND, XOR/XNOR, MUX and full adder are designed and optimized for low power and high-speed operation. Using these gates, a 16 bit MCML signed multiplier is designed and tested for 4 different supply current, in a UMC 0.18 μm CMOS technology and VDD of 1.8V. According to our simulations, the highest current circuit works at 800 MHz and consumes 55 mW, while the lowest power operates at 250 MHz and consumes 16 mW. The circuits are either consume less power or operate up to a higher frequency compared to equivalent circuits in the literature. One of the most important advantages of this circuit is the absence of the power supply current spikes which makes the circuit very suitable for mixed mode designs. The multiplier consists of 7,268 transistors while a comparable CMOS multiplier in the literature consists of 13,444 transistors.
Starting Page	157
Ending Page	160
File Size	528748
Page Count	4
File Format	PDF
ISBN	9781424438969
DOI	10.1109/ECCTD.2009.5274960
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-23
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS logic circuits Circuit simulation Logic gates Current supplies CMOS technology Libraries Logic design Circuit testing Adders Design optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Gigahertz-range MCML multiplier architectures

High performance 8-bit mux based multiplier design using MOS Current Mode Logic

Low-power MCML circuit with sleep-transistor

Novel High Speed MCML 8-Bit by 8-Bit Multiplier

A VHDL library for current-mode CMOS multiple-valued logic

High speed CMOS multiplier using CVTL technique

An MCML four-bit ripple-carry adder design in 1 GHz range

A high-speed dynamically reconfigurable 32-bit CMOS adder

Performance evaluation of MCML-based XOR/XNOR circuit at 16-nm Technology node

High performance 16-bit MCML multiplier

Similar Documents

Gigahertz-range MCML multiplier architectures

High performance 8-bit mux based multiplier design using MOS Current Mode Logic

Low-power MCML circuit with sleep-transistor

Novel High Speed MCML 8-Bit by 8-Bit Multiplier

A VHDL library for current-mode CMOS multiple-valued logic

High speed CMOS multiplier using CVTL technique

An MCML four-bit ripple-carry adder design in 1 GHz range

A high-speed dynamically reconfigurable 32-bit CMOS adder

Performance evaluation of MCML-based XOR/XNOR circuit at 16-nm Technology node

High performance 16-bit MCML multiplier