NDLI: Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips

Content Provider	IEEE Xplore Digital Library
Author	Murali, S. Meloni, P. Angiolini, F. Atienza, D. Carta, S. Benini, L. De Micheli, G. Raffo, L.
Copyright Year	2006
Description	Author affiliation: CSL, Stanford Univ., Stanford , CA (Murali, S.)
Abstract	Networks on chip (NoC) has emerged as the paradigm for designing scalable communication architecture for systems on chips (SoCs). Avoiding the conditions that can lead to deadlocks in the network is critical for using NoCs in real designs. Methods that can lead to deadlock-free operation with minimum power and area overhead are important for designing application-specific NoCs. A major class of deadlocks that occur in NoCs are due to the dependencies among the resources shared by different message types. In this work, we consider the problem of avoiding message-dependent deadlocks during the NoC topology synthesis phase. We show that by considering this issue during topology synthesis, we can obtain a significantly better NoC design than traditional methods, where the deadlock avoidance issue is dealt with separately. Our experiments on several SoC benchmarks show that our proposed scheme provides large reduction in NoC power consumption (an average of 38.5%) and NoC area (an average of 30.7%) when compared to traditional approaches
Starting Page	158
Ending Page	163
File Size	253074
Page Count	6
File Format	PDF
ISBN	3901882197
DOI	10.1109/VLSISOC.2006.313226
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-16
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	IFIP
Subject Keyword	synthesis Message-dependent deadlocks Energy consumption routing-dependent dead-locks Design methodology topology Master-slave Routing Large scale integration Computer crashes Systems on Chips Networks on Chips Network topology Network-on-a-chip System recovery System-on-a-chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks

A method to remove deadlocks in Networks-on-Chips with Wormhole flow control

Designing Application-Specific Networks on Chips with Floorplan Information

Designing Routing and Message-Dependent Deadlock Free Networks on Chips

Designing message-dependent deadlock free networks on chips for application-specific systems on chips (2006)

HiRA: A methodology for deadlock free routing in hierarchical networks on chip

Resolving deadlocks for pipelined stream applications on network-on-chips

Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions

A methodology for design of application specific deadlock-free routing algorithms for NoC systems

Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips

Similar Documents

Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks

A method to remove deadlocks in Networks-on-Chips with Wormhole flow control

Designing Application-Specific Networks on Chips with Floorplan Information

Designing Routing and Message-Dependent Deadlock Free Networks on Chips

Designing message-dependent deadlock free networks on chips for application-specific systems on chips (2006)

HiRA: A methodology for deadlock free routing in hierarchical networks on chip

Resolving deadlocks for pipelined stream applications on network-on-chips

Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions

A methodology for design of application specific deadlock-free routing algorithms for NoC systems

Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips