NDLI: Effects of geometry and temperature cycle on the reliability of WLCSP solder joints

Content Provider	IEEE Xplore Digital Library
Author	Chaparala, S.C. Rogemann, B.D. Pitarresi, J.M. Sammakia, B.G. Jackson, J. Griffin, G. McHugh, T.
Copyright Year	2004
Description	Author affiliation: Dept. of Mech. Eng., State Univ. of New York, Binghamton, NY, USA (Chaparala, S.C.; Rogemann, B.D.; Pitarresi, J.M.; Sammakia, B.G.)
Abstract	The Wafer Level-Chip-Scale Package (WLCSP) is designed to have external dimensions equal to that of the silicon device. This new package type is an extension of flip chip packaging technology to standard surface mount technology. The package has been targeted for low pin count (less than 30) and has high volume applications such as cellular phones, hand-held PDAs, etc. The WL-CSP is typically used without underfill and so solder joint reliability is a prime concern. Thus it is imperative to have a good understanding of the various design parameters of the package that affect the reliability of the solder joint. This paper presents the effect of geometrical parameters such as die size, die thickness, solder joint diameter and height on the reliability of solder joints. The effects of different dwell times, temperature range and ramp rates on the reliability of the solder joints is also studied by applying different temperature cycles to the package. A 16 I/O ADI WLCSP called MicroCSP is used as the primary test vehicle for the thermal cycling tests performed with different ramp/hold profiles. The energy-based model developed by Robert Darveaux is used to assess the reliability of solder joints.
Sponsorship	Components, Packaging and Manufacturing Technol. Soc. of the Inst. of Elec. and Electron. Eng
Starting Page	287
Ending Page	295
File Size	528278
Page Count	9
File Format	PDF
ISBN	0780383575
DOI	10.1109/ITHERM.2004.1318295
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-06-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Geometry Soldering Packaging Surface-mount technology Temperature distribution Testing Silicon devices Flip chip Cellular phones Personal digital assistants
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Effect of geometry and temperature cycle on the reliability of WLCSP solder joints

A parametric solder joint reliability model for wafer level-chip scale package

Low Cost Flip Chip Technology

The solder joint characterization in green WLCSP

Electromigration in Flip Chip Pb-Free Solder Joints

Reliability of CSP/lead free solder joints with different surface finishes and reflow profiles

The reliability of high-lead solder joints in flip-chip devices

The reliability of high-lead solder joints in flip-chip devices

Sensitivity analysis of Pb free reflow profile parameters toward flip chip on silicon assembly yield, reliability and intermetallic compound characteristics

Effects of geometry and temperature cycle on the reliability of WLCSP solder joints

Similar Documents

Effect of geometry and temperature cycle on the reliability of WLCSP solder joints

A parametric solder joint reliability model for wafer level-chip scale package

Low Cost Flip Chip Technology

The solder joint characterization in green WLCSP

Electromigration in Flip Chip Pb-Free Solder Joints

Reliability of CSP/lead free solder joints with different surface finishes and reflow profiles

The reliability of high-lead solder joints in flip-chip devices

The reliability of high-lead solder joints in flip-chip devices

Sensitivity analysis of Pb free reflow profile parameters toward flip chip on silicon assembly yield, reliability and intermetallic compound characteristics

Effects of geometry and temperature cycle on the reliability of WLCSP solder joints