NDLI: Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC

Content Provider	IEEE Xplore Digital Library
Author	Yuanqing Cheng Lei Zhang Yinhe Han Jun Liu Xiaowei Li
Copyright Year	2011
Abstract	Three dimensional (3D) System-on-Chips (SoCs) that typically employ through-silicon vias (TSVs) as vertical interconnects, emerge as a promising solution to continue Moore's law. Whereas, it also brings challenging problems, one of which is the test wrapper chain design and optimization, especially for circuit-partitioned 3D SoCs in which scan chains can cross among layers. Test time is the primary goal for wrapper chain design, both for 2D and 3D SoCs. The 3D SoC wrapper chain design problem can be converted into the well-studied2D one by projecting wrapper chain components of all layers to one virtual layer. Thereafter, we can leverage 2D optimization algorithms to determine the composition of wrapper chains and thus guarantee minimal testing time for 3D SoCs. One specific thing for circuit-partitioned 3D SoCs is that TSVs are needed to connect cross-layer wrapper structures to form the wrapper chains. As TSVs occupy planar chip area and will aggravate the routing congestion problem, it is necessary to reduce TSVs for test purpose as much as possible. In this work, we observe that by varying the connection orders of wrapper chain components, e.g., scan chains and I/O cells, the TSVs consumed vary significantly. Based on the above, we formulate this problem and propose novel heuristic to tackle it. Experimental results show that the proposed solution can save on average 33.2% amount of TSVs when compared to a prior intuitive method.
Starting Page	181
Ending Page	186
File Size	584198
Page Count	6
File Format	PDF
ISBN	9781457719844
ISSN	10817735
DOI	10.1109/ATS.2011.40
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-20
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Three dimensional displays System-on-a-chip Through-silicon vias Testing Optimization Algorithm design and analysis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Test Wrapper Design for 3D System-on-Chip Using Optimized Number of TSVs

Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC

Optimization of Test Wrapper for TSV Based 3D SOCs

TSVs-aware floorplanning for 3D integrated circuit

Optimizing Test Wrapper for Embedded Cores Using TSV Based 3D SOCs

A novel circuit model for multiple Through Silicon Vias (TSVs) in 3D IC

Differential Through-Silicon-Vias modeling and design optimization to benefit 3D IC performance

Session Based Core Test Scheduling for 3D SOCs

Three Dimensional integration - Considerations for memory applications

Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC

Similar Documents

Test Wrapper Design for 3D System-on-Chip Using Optimized Number of TSVs

Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC

Optimization of Test Wrapper for TSV Based 3D SOCs

TSVs-aware floorplanning for 3D integrated circuit

Optimizing Test Wrapper for Embedded Cores Using TSV Based 3D SOCs

A novel circuit model for multiple Through Silicon Vias (TSVs) in 3D IC

Differential Through-Silicon-Vias modeling and design optimization to benefit 3D IC performance

Session Based Core Test Scheduling for 3D SOCs

Three Dimensional integration - Considerations for memory applications

Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC