NDLI: On-the-Fly Reduction of Stimuli for Functional Verification

Content Provider	IEEE Xplore Digital Library
Author	Qi Guo Tianshi Chen Haihua Shen Yunji Chen Weiwu Hu
Copyright Year	2010
Abstract	As a primary method for functional verification of microprocessors, simulation-based verification has received extensive studies over the last decade. Most investigations have been dedicated to the generation of stimuli (test cases), while relatively few has focused on explicitly reducing the redundant stimuli among the generated ones. In this paper, we propose an on-the-fly approach for reducing the stimuli redundancy based on machine learning techniques, which can learn from new knowledge in every cycle of simulation-based verification. Our approach can be easily embedded in traditional framework of simulation-based functional verification, and the experiments on an industrial microprocessor have validated that the approach is effective and efficient.
Starting Page	448
Ending Page	454
File Size	217222
Page Count	7
File Format	PDF
ISBN	9781424488414
ISSN	10817735
DOI	10.1109/ATS.2010.82
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-01
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Support vector machines Kernel Redundancy Computational modeling Microprocessors Analytical models Computational efficiency Godson-2 Functional Verification Stimuli Reduction Online Learning
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Increasing the Efficiency of Simulation-Based Functional Verification Through Unsupervised Support Vector Analysis

Model selection for Support Vector Machines based on kernel density estimation

Speaker models reduction for optimized telephony text-prompted speaker verification

Online transductive support vector machines for classification

Adaptive Budget for Online Learning

Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines

Stochastic Subset Selection for Learning With Kernel Machines

Online Signature Verification With Support Vector Machines Based on LCSS Kernel Functions

A fast kernel dimension reduction algorithm with applications to face recognition

On-the-Fly Reduction of Stimuli for Functional Verification

Similar Documents

Increasing the Efficiency of Simulation-Based Functional Verification Through Unsupervised Support Vector Analysis

Model selection for Support Vector Machines based on kernel density estimation

Speaker models reduction for optimized telephony text-prompted speaker verification

Online transductive support vector machines for classification

Adaptive Budget for Online Learning

Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines

Stochastic Subset Selection for Learning With Kernel Machines

Online Signature Verification With Support Vector Machines Based on LCSS Kernel Functions

A fast kernel dimension reduction algorithm with applications to face recognition

On-the-Fly Reduction of Stimuli for Functional Verification