NDLI: D-Scale: A Scalable System-Level Dependable Method for MPSoCs

Content Provider	IEEE Xplore Digital Library
Author	Hébert, N. Benoit, P. Sassatelli, G. Torres, L.
Copyright Year	2010
Abstract	The increasing failure rates observed in very deep sub micron silicon technologies pose a major problem to the design of future high-density SoCs. While hardening techniques originated from critical application areas (automotive, avionics) exist, they usually incur a cost overhead that renders them inadequate for consumer market segments. Thus we present a concept, an implementation and an evaluation of a scalable software-hardware detection, isolation and recovery method. The method exploits the natural redundancy that exists in MPSoCs for enhancing their reliability. Based on the assumption that a transient loss of functionality can be tolerated, the proposed scheme relies on a hardware/software framework that makes it possible to diagnose and to isolate faulty processors in a distributed manner. It guarantees the integrity, improves the availability and eases the maintainability of the MPSoC at system-level.
Starting Page	198
Ending Page	205
File Size	336792
Page Count	8
File Format	PDF
ISBN	9781424488414
ISSN	10817735
DOI	10.1109/ATS.2010.43
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-01
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Computer crashes Registers Finite element methods Hardware Network interfaces fault isolation dependable embedded multiprocessor availability enhancement low hardware overhead scalable software protection
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ARMor: Fully verified software fault isolation

Low-Cost Software Control-Flow Error Recovery

A Cost-Effective Solution to Increase System Reliability and Maintain Global Performance under Unreliable Silicon in MPSoC

Low-cost recovery for the code integrity protection in secure embedded processors

A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors

Reli: Hardware/software Checkpoint and Recovery scheme for embedded processors

Energy-efficient multiprocessor systems-on-chip for embedded computing: exploring programming models and their architectural support.

Design and architectures for dependable embedded systems

COFTA: hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance

D-Scale: A Scalable System-Level Dependable Method for MPSoCs

Similar Documents

ARMor: Fully verified software fault isolation

Low-Cost Software Control-Flow Error Recovery

A Cost-Effective Solution to Increase System Reliability and Maintain Global Performance under Unreliable Silicon in MPSoC

Low-cost recovery for the code integrity protection in secure embedded processors

A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors

Reli: Hardware/software Checkpoint and Recovery scheme for embedded processors

Energy-efficient multiprocessor systems-on-chip for embedded computing: exploring programming models and their architectural support.

Design and architectures for dependable embedded systems

COFTA: hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance

D-Scale: A Scalable System-Level Dependable Method for MPSoCs