NDLI: Maximal Resilience for Reliability and Yield Enhancement in Interconnect Structure

Content Provider	IEEE Xplore Digital Library
Author	Chih-Yun Pai Li, K.S.-M.
Copyright Year	2010
Abstract	This paper proposes a resilient scheme to achieve maximal interconnect fault tolerance, reliability and yield for both single and multiple interconnect faults under stuck-at and open fault models. By exploiting multiple routes inherent in an interconnect structure, this scheme can tolerate faulty connections by efficiently finding alternative paths with modified Longest Common Subsequence. This scheme is compatible with previous interconnect detection and diagnosis methods, and together they can be applied to implement a robust interconnect structure that may still provide correct communication even under multiple faults. Furthermore, this scheme can identify connections which will cause communication failure if they are faulty. With this knowledge, designers can significantly improve interconnect reliability by augmenting such vulnerable connections. Experimental results show that alternative paths can be found for almost all paths in this scheme, this it provides a way to achieve fault-tolerant and reliability/yield improvement.
Starting Page	261
Ending Page	266
File Size	419877
Page Count	6
File Format	PDF
ISBN	9781424488414
ISSN	10817735
DOI	10.1109/ATS.2010.53
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-01
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resilience Maintenance engineering Oscillators System-on-a-chip Fault tolerance Fault tolerant systems Integrated circuit interconnections fault-tolerant routing interconnect resilience interconnect diagnosis interconnect detection oscillation ring
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Maximal Interconnect Resilient Methodology for Fault Tolerance, Yield, and Reliability Improvement in Network on Chip

A new maximal diagnosis algorithm for interconnect test

Multilevel full-chip routing with testability and yield enhancement (2005)

IEEE 1500 Compatible Interconnect Test with Maximal Test Concurrency

Fault-tolerant Routing Approach for Reconfigurable Networks-on-Chip

Oscillation ring based interconnect test scheme for SoC

Multilevel full-chip routing with testability and yield enhancement (2005)

On-line diagnosis of interconnect faults in FPGA-based systems

Multilevel Full-Chip Routing With Testability and Yield Enhancement

Maximal Resilience for Reliability and Yield Enhancement in Interconnect Structure

Similar Documents

Maximal Interconnect Resilient Methodology for Fault Tolerance, Yield, and Reliability Improvement in Network on Chip

A new maximal diagnosis algorithm for interconnect test

Multilevel full-chip routing with testability and yield enhancement (2005)

IEEE 1500 Compatible Interconnect Test with Maximal Test Concurrency

Fault-tolerant Routing Approach for Reconfigurable Networks-on-Chip

Oscillation ring based interconnect test scheme for SoC

Multilevel full-chip routing with testability and yield enhancement (2005)

On-line diagnosis of interconnect faults in FPGA-based systems

Multilevel Full-Chip Routing With Testability and Yield Enhancement

Maximal Resilience for Reliability and Yield Enhancement in Interconnect Structure