NDLI: Non-scan design for testability for synchronous sequential circuits based on conflict analysis

Content Provider	IEEE Xplore Digital Library
Author	Dong Xiang Yi Xu Fijiwara, H.
Copyright Year	2000
Description	Author affiliation: Inst. of Microelectron., Tsinghua Univ., Beijing, China (Dong Xiang)
Abstract	A non-scan design for testability method is presented for synchronous sequential circuits. A testability measure called conflict based on conflict analysis in the process of synchronous sequential circuit test generation is introduced. Reconvergent fanouts with nonuniform inversion parity are still the main cause of redundancy and backtracking in the process of sequential circuit test generation. A new concept called sequential depth for testability is introduced to calculate the conflict-analysis-based testability measure. Potential conflicts between fault effect activation and fault effect propagation are also checked because they are closely related. The testability measure implies the number of potential conflicts to occur or the number of clock cycles required to detect a fault. The non-scan design for testability method based on the conflict measure can reduce many potential backtracks, make many hard-to-detect faults easy-to-detect and many redundant faults testable, therefore, can enhance fault coverage of the circuit greatly. It is believed that non-scan design for testability using the conflict measure can improve the actual testability of a circuit. Extensive experimental results are presented to demonstrate the effectiveness of the method.
Starting Page	520
Ending Page	529
File Size	1008114
Page Count	10
File Format	PDF
ISBN	0780365461
ISSN	10893539
DOI	10.1109/TEST.2000.894245
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-10-05
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design for testability Sequential circuits Circuit testing Circuit faults Sequential analysis Synchronous generators Redundancy Clocks Electrical fault detection Fault detection
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and synthesis for testability of synchronous sequential circuits based on strong-connectivity

On achieving complete testability of synchronous sequential circuits with synchronizing sequences

On masking of redundant faults in synchronous sequential circuits with design-for-testability logic

Testability analysis for test generation in synchronous sequential circuits

Transparent DFT: a design for testability and test generation approach for synchronous sequential circuits

Autoscan: a scan design without external scan inputs or outputs

On the generation of scan-based test sets with reachable states for testing under functional operation conditions

A test clock reduction method for scan-designed circuits

A diagnostic test generation procedure for synchronous sequential circuits based on test elimination

Non-scan design for testability for synchronous sequential circuits based on conflict analysis

Similar Documents

Design and synthesis for testability of synchronous sequential circuits based on strong-connectivity

On achieving complete testability of synchronous sequential circuits with synchronizing sequences

On masking of redundant faults in synchronous sequential circuits with design-for-testability logic

Testability analysis for test generation in synchronous sequential circuits

Transparent DFT: a design for testability and test generation approach for synchronous sequential circuits

Autoscan: a scan design without external scan inputs or outputs

On the generation of scan-based test sets with reachable states for testing under functional operation conditions

A test clock reduction method for scan-designed circuits

A diagnostic test generation procedure for synchronous sequential circuits based on test elimination

Non-scan design for testability for synchronous sequential circuits based on conflict analysis