NDLI: Versatile sub-bandgap reference IP core

Content Provider	IEEE Xplore Digital Library
Author	Urban, T. S̆ubrt, O. Martinek, P.
Copyright Year	2010
Description	Author affiliation: Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Technická 2, 166 27 Prague, Czech Republic (Urban, T.; S̆ubrt, O.; Martinek, P.)
Abstract	A step-by-step design procedure of sub-bandgap voltage reference (BGR) is proposed. The procedure shows on example structure main design steps of crucial parameters verified later by a simulation. The block is meant to be fabricated in 0.35µm CMOS process with analog options. The main features of the concept are the sub-bandgap output voltage of 0.7V, low supply voltage from 1.3V, low power consumption under 10µA, versatility, high working temperature range from −50 to 95°C. The versatility of the block is supported by a temperature slope trimming, extended start-up and self testing. The IP block is compact, ready to adjust, layout and integrate. The features of the design also allow the in circuit tuning. This example circuit shows the use of the design algorithm including the optimization suggestions which lead to a complex design.
Starting Page	393
Ending Page	398
File Size	493971
Page Count	6
File Format	PDF
ISBN	9781424466122
e-ISBN	9781424466139
DOI	10.1109/DDECS.2010.5491747
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-14
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Low voltage Photonic band gap Circuit topology Temperature distribution Design optimization Circuit synthesis Equations Concrete Process design low-voltage BGR bandgap reference design procedure design algorithm low-power
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low power bandgap voltage reference for Low-Dropout Regulator

Low power current mode bandgap reference circuit with CMOS process

Novel Approach to Low-Voltage Low-Power Bandgap Reference Voltage in Standard CMOS Process

A low noise sub-bandgap voltage reference

Design of area efficient and low power bandgap voltage reference using sub-threshold MOS transistors

A bandgap reference circuit with nominal value adjustable

Low-voltage bandgap reference design utilizing Schottky diodes

A 1.8- V High-Precision Compensated CMOS Bandgap Reference

A simple CMOS bandgap reference circuit with sub-1-V operation

Versatile sub-bandgap reference IP core

Similar Documents

A low power bandgap voltage reference for Low-Dropout Regulator

Low power current mode bandgap reference circuit with CMOS process

Novel Approach to Low-Voltage Low-Power Bandgap Reference Voltage in Standard CMOS Process

A low noise sub-bandgap voltage reference

Design of area efficient and low power bandgap voltage reference using sub-threshold MOS transistors

A bandgap reference circuit with nominal value adjustable

Low-voltage bandgap reference design utilizing Schottky diodes

A 1.8- V High-Precision Compensated CMOS Bandgap Reference

A simple CMOS bandgap reference circuit with sub-1-V operation

Versatile sub-bandgap reference IP core