NDLI: An Improved AHB Bus Frame Adapted to a High-Performance Network Security Accelerator

Content Provider	IEEE Xplore Digital Library
Author	Chunming Zhang Yao Yue Haixin Wang Guoqiang Bai Hongyi Chen
Copyright Year	2007
Description	Author affiliation: Tsinghua Univ., Beijing (Chunming Zhang; Yao Yue; Haixin Wang; Guoqiang Bai; Hongyi Chen)
Abstract	With the maturity of SOC, IC designers not only consider IP (Intellectual Property) level issues such as performance, the area and power dissipation, but also system-level issues such as bus on-chip, which has an effect on system performance, power dissipation, chip area and system upgrade. This paper proposes an improved AHB bus frame adapted to a high-performance Network Security Accelerator (NSA), which processes giga bits per second for the bulk cipher, as well as 3000 times per second for the RSA key-exchanges of 1024 bits, 1200 times scalar multiplications of 256 bits for general curve over GF(p), and 1500 times for those over GF(2"). In this paper, dual one-way 64-bit buses are proposed. The improved bus frame settles issues of data congestion, the bus handover and the iterant transfer for the same data. 25.6 Gbps data transfer rate is attainable with 200 MHz clock frequency. The basic transfer mode of the improved bus is burst transfer which reaches up to 64 beats. This bus frame meets the need of high speed transfer for high-performance NSA. Meanwhile, eliciting address bus in the improved bus frame makes the issues of power consumption, the chip area and the complexity of routing for large system alleviative.
Starting Page	1159
Ending Page	1162
File Size	2955830
Page Count	4
File Format	PDF
ISBN	9781424406364
DOI	10.1109/EDSSC.2007.4450334
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-20
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Acceleration Power system security Power dissipation Intellectual property System-on-a-chip System performance Clocks Frequency Energy consumption Routing Network Security Accelerator cryptography engine interconnection bus protocol
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Networks-on-chip and Networks-in-Package for High-Performance SoC Platforms

Novel Methodologies for Performance & Power Efficient Reconfigurable Networks-on-Chip

System for Communication between SPI and AMBA AHB

Low-power network-on-chip for high-performance SoC design

An encoding scheme to reduce power consumption in Networks-on-Chip

Multiple clock domain synchronization for network on chip architectures

Low-power on-chip bus architecture using dynamic relative delays

Power-on bus tracing and checking for soc verification.

35.5 performance analysis of different arbitration algorithms of the amba ahb bus.

An Improved AHB Bus Frame Adapted to a High-Performance Network Security Accelerator

Similar Documents

Networks-on-chip and Networks-in-Package for High-Performance SoC Platforms

Novel Methodologies for Performance & Power Efficient Reconfigurable Networks-on-Chip

System for Communication between SPI and AMBA AHB

Low-power network-on-chip for high-performance SoC design

An encoding scheme to reduce power consumption in Networks-on-Chip

Multiple clock domain synchronization for network on chip architectures

Low-power on-chip bus architecture using dynamic relative delays

Power-on bus tracing and checking for soc verification.

35.5 performance analysis of different arbitration algorithms of the amba ahb bus.

An Improved AHB Bus Frame Adapted to a High-Performance Network Security Accelerator