NDLI: A Low Offset High Voltage Swing Rail-to-Rail Buffer Amplifier for LCD Driver

Content Provider	IEEE Xplore Digital Library
Author	Guo-Teng Hong Chih-Hsiung Shen
Copyright Year	2007
Description	Author affiliation: Nat. Changhua Univ. of Educ., Changhua (Guo-Teng Hong; Chih-Hsiung Shen)
Abstract	The size of LCDs is getting larger in particular , it is essential to compromise the driving ability. So , source drivers with high performance, high resolution, and low power dissipation will achieve more additional value. This paper presents a design and implementation of using 10-bit multiple DAC (digital to analog converter) for the driver , and proposes a rail-to-rail output buffer with low offset and high driving ability. We designed a class-B output buffer with offset compensation ability to reduce the nonlinearity of output voltage. With the H-SPICE model of TSMC 0.35 mum 2P4M 3.3 V / 5 V process, the maximum offset is less than 2 mV , and the input / output swing are nearly full swing. Besides , it also performs a rail-to-rail swing range and high slew rate of 14 V / mus and 11.5 V /mus for rising and falling edges under a 400 pF capacitance load. For high driving capability , two push-pull output stages are used , two frequency compensation stages are also introduced for stability , one is the miller compensation with 0.04 pF capacitance , and the other is zero compensation with 0.1 kOmega added between two push-pull output stages for stable driving under different capacitance loads. The result exhibits that the settling time are within 5 mus under the max voltage swing with voltage 5 V under a 400 pF capacitance load. Even under a 1000 pF capacitance load , it still has the settling time of 1.52 mus and 1.80 mus for rising and falling edges , respectively. The effective area of this buffer is only 100 x 100 $mum^{2}$ with build-in offset voltage holding capacitor.
Starting Page	841
Ending Page	846
File Size	3804795
Page Count	6
File Format	PDF
ISBN	9781424406364
DOI	10.1109/EDSSC.2007.4450257
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-20
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low voltage Rail to rail amplifiers Driver circuits Capacitance Power dissipation Digital-analog conversion Rail to rail outputs Frequency Stability Capacitors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in