NDLI: Intrinsic reliability of RF power LDMOS FETs

Content Provider	IEEE Xplore Digital Library
Author	Burdeaux, D.C. Burger, W.R.
Copyright Year	2011
Description	Author affiliation: Freescale Semiconductor, RF Division: RF, Analog, and Sensors Group, 2100 E. Elliot Rd., Tempe, AZ 85284, USA (Burdeaux, D.C.; Burger, W.R.)
Abstract	RF-LDMOS is the dominant RF power device technology in the cellular infrastructure market, having successfully displaced vertical MOSFETs and silicon bipolar transistors in the 1990s. A similar technology shift towards RF-LDMOS is occurring today in adjacent RF power markets such as UHF Broadcast, VHF Broadcast, L-Band and S-Band Radar, and the Industrial/Scientific/Medical markets (MRI, CO2 Laser, synchrotron, etc.). This increasing adoption of RF-LDMOS into these other RF power applications is the direct consequence of continuing progress at improving the intrinsic reliability and application-specific customization of LDMOS device structures. RF power applications, whether cellular infrastructure or the adjacent non-cellular markets, present unique and challenging thermal and electrical environments for the RF power transistor. While the design and architecture of the power amplifier is critically important in defining the stress environment, this presentation will focus on improvements of the intrinsic reliability of RF-LDMOS FETs. The most important of these intrinsic reliability characteristics are Hot Carrier Injection (HCI), Electromigration (EM), and device ruggedness. The stress environment presented to the RF power transistor will be described in detail, including the linkage between the RF stress and these intrinsic reliability metrics. Detailed models have been created to simulate these stresses, and the results of various device design strategies to mitigate these stresses will be presented.
File Size	1235758
File Format	PDF
ISBN	9781424491131
ISSN	19381891
e-ISBN	9781424491124
e-ISBN	9781424491117
DOI	10.1109/IRPS.2011.5784514
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-04-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Human computer interaction Reliability Stress MOSFETs Logic gates
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in