NDLI: Charge recovery logic as a side channel attack countermeasure

Content Provider	IEEE Xplore Digital Library
Author	Moradi, A. Khatir, M. Salmasizadeh, M. Manzuri Shalmani, M.T.
Copyright Year	2009
Description	Author affiliation: Department of Computer Engineering, Sharif University of Technology, Azadi St., Tehran, Iran (Moradi, A.; Khatir, M.; Manzuri Shalmani, M.T.) \|\| Electronics Research Center, Sharif University of Technology, Azadi St., Tehran, Iran (Salmasizadeh, M.)
Abstract	Basically, charge recovery logic styles have been devised for low-power purposes. However, they have some other characteristics such as inherent pipelining mechanism, low data-dependent power consumption, and low electromagnetic radiations which are usually neglected by researchers. These properties can be useful in other application areas such as side channel attack resistant cryptographic hardware. This paper addresses these properties of charge recovery logics and examines a common one, called 2N-2N2P, as a side channel attack countermeasure by information theoretic evaluation metrics. The observed results show that the usage of this logic style leads to improve DPA-resistance as well as energy saving. Moreover, The behavior of supply currents in simulations reveals that electromagnetic emanation seems to be feeble, compared to other cell level DPA countermeasures.
Starting Page	686
Ending Page	691
File Size	2884787
Page Count	6
File Format	PDF
ISBN	9781424429523
DOI	10.1109/ISQED.2009.4810376
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-03-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cryptography Hardware Logic devices Energy consumption Signal to noise ratio Electromagnetic measurements Pipeline processing Circuits Electromagnetic radiation Noise generators Counter-measure Charge Recovery Logic DPA
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A secure and low-energy logic style using charge recovery approach

Investigating the dpa-resistance property of charge recovery logics.

A secure and low-energy logic style using charge recovery approach

1 correlated power noise generator as a low cost dpa countermeasure to secure hardware aes cipher.

Random interleaved pipeline countermeasure against power analysis attacks

A.: Generic side-channel countermeasures for reconfigurable devices (2011)

A logic level countermeasure against CPA side channel attacks on AES

An energy recovery logic level countermeasure for power analysis attacks on AES

Design Optimization and Automation for Secure Cryptographic Circuits

Charge recovery logic as a side channel attack countermeasure

Similar Documents

A secure and low-energy logic style using charge recovery approach

Investigating the dpa-resistance property of charge recovery logics.

A secure and low-energy logic style using charge recovery approach

1 correlated power noise generator as a low cost dpa countermeasure to secure hardware aes cipher.

Random interleaved pipeline countermeasure against power analysis attacks

A.: Generic side-channel countermeasures for reconfigurable devices (2011)

A logic level countermeasure against CPA side channel attacks on AES

An energy recovery logic level countermeasure for power analysis attacks on AES

Design Optimization and Automation for Secure Cryptographic Circuits

Charge recovery logic as a side channel attack countermeasure