NDLI: Gallium arsenide technology for low-power, high performance processor cores

Content Provider	IEEE Xplore Digital Library
Author	Lachowicz, S.W. Eshraghian, K. Lopez, J.F.
Copyright Year	1998
Description	Author affiliation: Center for Very High Speed Microelectron. Syst., Edith Cowan Univ., Joondalup, WA, Australia (Lachowicz, S.W.)
Abstract	Recent developments in multimedia computing and communications have lead to rapid increase in performance requirements for the underlying VLSI technology which manifests itself in the development of new semiconductor materials as well as refinements in the existing ones. Not only are the circuits required to operate faster and dissipate less power, especially for portable applications, but integration of optics, i.e. image display and light detection functionality together with sophisticated signal processing in one chip becomes now a necessity and reality at the same time. The concept of personal interactive mobile multimedia communicators (M/sup 3/C) has lead to the idea of an intelligent pixel (IP) array which is effectively a video camera, a miniature display screen, and an advanced DSP processor in one device. For ultra-fast systems a considerable part of power is dissipated within a clock generation and distribution system. At the same time, at Gigahertz frequencies the clock skew becomes the factor limiting the speed of the system. This paper presents an outline of the intelligent pixel architecture and presents a detailed design methodology for highly pipelined, self-timed systems suitable for multimedia applications using Gallium Arsenide MESFET as the base technology implementation of latched logic design style (PDLL, LCFL). The use of latched logic together with the absence of the global clock provides for low power dissipation while maintaining very high speed of the system.
Starting Page	442
Ending Page	445
File Size	441948
Page Count	4
File Format	PDF
ISBN	0780345134
DOI	10.1109/COMMAD.1998.791684
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-12-14
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Gallium arsenide Clocks Optical signal processing Displays Smart pixels Multimedia computing Lead compounds Very large scale integration Semiconductor materials Refining
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in