NDLI: Reduced parallel anode readout for 256 ch flat panel PMT

Content Provider	IEEE Xplore Digital Library
Author	Pani, R. Cinti, M.N. Pellegrini, R. Betti, M. Bennati, P. Trotta, G. Del Guerra, A.
Copyright Year	2005
Description	Author affiliation: Ist. Nazionale di Fisica Nucl., Rome (Pani, R.; Cinti, M.N.; Pellegrini, R.; Betti, M.; Bennati, P.; Trotta, G.)
Abstract	SPECT and PET need a good pixel identification to obtain high quality images. This is why new generations of PSPMT with anode array with smaller step have been developed till the recent flat panel PMT H9500 with 2" square area, 256 anodes array, 3 mm individual pitch. The realization of electronic chains with so high number channels demands dedicated electronics readout with high cost and high management difficulty. In this work we propose a new method of anode number reduction in parallel readout limiting the total chain number to 64. Starting from the evidence that event charge distribution is always contained inside a portion of the FP PMT anodic plane, we assume that only a quarter of the anodes are involved in the detection. Our approach consists on virtually dividing 16times16 anodes in 4 arrays with 64 anodes per each. Once the charge distribution is collected by the 4 anodic planes, each individual anodic charge is projected on one plane. Physically, each i,j-element of one quadrant is associated to the corresponding i,j-element of the other three matrices. In terms of hardware, it is simply realized connecting one to each other the set of four i,j-anodes of the 4 quadrants. In this work an image reconstruction software has been developed and tested by measured charge distribution collected by 256 anodes Hamamatsu FP PMT. The final results, in term of spatial resolution and position linearity, are in agreement with ones collected by the total number of anodes
Starting Page	2954
Ending Page	2958
File Size	533132
Page Count	5
File Format	PDF
ISBN	0780392213
ISSN	10957863
DOI	10.1109/NSSMIC.2005.1596951
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-10-23
Publisher Place	Puerto Rico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Anodes Positron emission tomography Pixel Costs Event detection Hardware Joining processes Image reconstruction Software testing Current measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in