NDLI: An Optimal Analytical Solution for Processor Speed Control with Thermal Constraints

Content Provider	IEEE Xplore Digital Library
Author	Ravishankar Rao Vrudhula, Sarma Chaitali Chakrabarti Naehyuck Chang
Copyright Year	2006
Description	Author affiliation: Consortium for Embedded Syst., Arizona State Univ., Tempe, AZ (Ravishankar Rao; Sarma Vrudhula; Chaitali Chakrabarti)
Abstract	As semiconductor manufacturing technology scales to smaller device sizes, the power consumption of clocked digital ICs begins to increase. Dynamic voltage and frequency scaling (DVFS) is a well-known technique for conserving energy. Recently, it has also been used to control the CPU temperature as part of dynamic thermal management (DTM) techniques. Most works in these areas assume that the optimum speed profile (for either minimizing energy or maximizing performance) is a constant profile. However, in the presence of thermal constraints, we show that the optimal profile is in general, a time-varying function. We formulate the problem of maximizing the average throughput of a processor over a given time period, subject to thermal and speed constraints, as a problem in the calculus of variations. The variational approach provides a powerful framework for precisely specifying and solving the speed control problem, and allows us to obtain an exact analytical solution. The solution methodology is very general, and works for any convex power model, and simple lumped RC thermal models. The resulting speed profiles were found to consist of up to three segments, of which one of them is a decreasing function of time, and the others are constant. We analyze the effect of different parameters like the initial temperature, thermal capacitance and the maximum rated speed on the nature and the cost of the optimum solution. We also propose a two-speed solution that approximates the optimal speed curve. This solution was found to achieve a performance close to that of the optimum, and is also easier to implement in real processors
Sponsorship	ACM SIGDA IEEE Circuits and Syst. Soc
Starting Page	292
Ending Page	297
File Size	1377204
Page Count	6
File Format	PDF
ISBN	1595934626
DOI	10.1109/LPE.2006.4271852
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-04
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Velocity control Thermal management Semiconductor device manufacture Energy consumption Clocks Dynamic voltage scaling Frequency Temperature control Throughput Calculus DVFS algorithms performance theory optimal control thermal management temperature DTM
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An optimal analytical solution for processor speed control with thermal constraints

An optimal analytical solution for processor speed control with thermal constraints (2006)

Synergistic Temperature and Energy Management in GALS Processor Architectures

Energy-Efficient Speed Scheduling for Real-Time Tasks under Thermal Constraints

Optimal Speed Scaling Algorithms under Speed Change Constraints

Performance optimal speed control of multi-core processors under thermal constraints

Proactive Speed Scheduling for Real-Time Tasks under Thermal Constraints

On Estimating Optimal Performance of CPU Dynamic Thermal Management (2003)

GOP-Level Dynamic Thermal Management in MPEG-2 Decoding

An Optimal Analytical Solution for Processor Speed Control with Thermal Constraints

Similar Documents

An optimal analytical solution for processor speed control with thermal constraints

An optimal analytical solution for processor speed control with thermal constraints (2006)

Synergistic Temperature and Energy Management in GALS Processor Architectures

Energy-Efficient Speed Scheduling for Real-Time Tasks under Thermal Constraints

Optimal Speed Scaling Algorithms under Speed Change Constraints

Performance optimal speed control of multi-core processors under thermal constraints

Proactive Speed Scheduling for Real-Time Tasks under Thermal Constraints

On Estimating Optimal Performance of CPU Dynamic Thermal Management (2003)

GOP-Level Dynamic Thermal Management in MPEG-2 Decoding

An Optimal Analytical Solution for Processor Speed Control with Thermal Constraints