NDLI: A Novel Approach for Variation Aware Power Minimization during Gate Sizing

Content Provider	IEEE Xplore Digital Library
Author	Mahalingam, V. Ranganathan, N. Harlow, J.E.
Copyright Year	2006
Description	Author affiliation: South Florida Univ., Tampa, FL (Mahalingam, V.; Ranganathan, N.; Harlow, J.E.)
Abstract	Increasing dominance of process variations in the nanometer designs is posing significant challenges for circuit design and optimization. The variations in parameters such as channel length and the gate oxide thickness impacts circuit delay and power. In this paper, we propose a new gate sizing algorithm using fuzzy mathematical programming (FMP) in which the uncertainty due to process variations is modeled using fuzzy numbers. The variations in gate delay, which is a function of gate sizes and the fan-outs of the gate, are represented using triangular fuzzy numbers with linear membership functions. The variation aware gate sizing problem is formulated as a fuzzy mathematical program to perform a delay constrained power minimization in the presence of variations. Initially, a deterministic optimization is performed by fixing the fuzzy parameters to the worst and the average case values and the results are used to convert the fuzzy optimization problem into a crisp non-linear problem which is then solved using a non-linear optimization solver. The above model with delay and power as constraints, maximizes the robustness, i.e., the variation resistance of the circuit and thus the yield. The proposed approach was tested on ISCAS'85 benchmarks and the results were validated for timing yield using Monte-Carlo simulations. The fuzzy approach yields significantly better results compared to stochastic programming based gate sizing approach with a comparable runtime
Sponsorship	ACM SIGDA IEEE Circuits and Syst. Soc
Starting Page	174
Ending Page	179
File Size	1543776
Page Count	6
File Format	PDF
ISBN	1595934626
DOI	10.1109/LPE.2006.4271831
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-04
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Delay Minimization Circuit synthesis Design optimization Mathematical programming Uncertainty Mathematical model Robustness Circuit testing Benchmark testing Design Algorithms
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing

A novel approach for variation aware power minimization during gate sizing

Robust gate sizing by geometric programming

Variation-aware multimetric optimization during gate sizing

19.2 robust gate sizing by geometric programming ∗.

ABSTRACT Robust Gate Sizing by Geometric Programming ∗

A dual threshold voltage technique for glitch minimization

A new method for design of robust digital circuits (2005)

General methodology for soft-error-aware power optimization using gate sizing (2008)

A Novel Approach for Variation Aware Power Minimization during Gate Sizing

Similar Documents

A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing

A novel approach for variation aware power minimization during gate sizing

Robust gate sizing by geometric programming

Variation-aware multimetric optimization during gate sizing

19.2 robust gate sizing by geometric programming ∗.

ABSTRACT Robust Gate Sizing by Geometric Programming ∗

A dual threshold voltage technique for glitch minimization

A new method for design of robust digital circuits (2005)

General methodology for soft-error-aware power optimization using gate sizing (2008)

A Novel Approach for Variation Aware Power Minimization during Gate Sizing