NDLI: Mutation Testing for Evaluating the Completeness of Test Cases in High-Speed Train Control System

Content Provider	IEEE Xplore Digital Library
Author	Teng Li Kaicheng Li Jidong Lv Lei Yuan Qiang Fu Tao Wen
Copyright Year	2015
Description	Author affiliation: Sch. of Electron., Electr. & Syst. Eng., Univ. of Birmingham, Birmingham, UK (Tao Wen) \|\| Nat. Eng. Res. Center of Rail, Beijing Jiaotong Univ., Beijing, China (Teng Li; Kaicheng Li; Jidong Lv; Lei Yuan; Qiang Fu)
Abstract	As the high-speed train control system is a typical safety-critical system, it is vitally important to guarantee its correctness. Testing is a significant technical method to ensure the safety and reliability of high-speed train control system. For a long time, how to generate test cases and how to ensure their completeness are the key issues in the testing of train control system, which have a direct bearing on the efficiency and quality of the testing. Mutation testing, which can simulate most kinds of fault models of the system, provides an alternative or complementary method to measure test sufficiency. At the same time, new test cases can be generated by mutation analysis if the completeness of the test cases is not enough, which are added in the test case set to improve its completeness. In this paper, we introduce the mutation testing based on Timed Automata (TA), which is suitable for analyzing the high-speed train control system and evaluating the completeness of the test cases. Firstly, we analyze the main functions of the typical scenario of RBC handover process and use TA theory to model it. Secondly, test cases of the scenario are evaluated and we get the index to donate the completeness of them. Finally, we generate more sufficient test cases by constantly looking for test cases that have stronger fault detection ability.
Starting Page	777
Ending Page	782
File Size	500905
Page Count	6
File Format	PDF
ISSN	21530017
e-ISBN	9781467365963
DOI	10.1109/ITSC.2015.131
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-15
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Testing Control systems Clocks Analytical models Timing Handover UPPAAL train control system mutation testing timed automata test cases
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Specification Mutation Analysis for Validating Timed Testing Approaches Based on Timed Automata

UPPAAL-based real-time testing: New coverage criteria and length-optimal test generation

Online testing of real-time performance in high-speed train control system

TripleT: Improving Test Responsiveness for High Performance Embedded Systems

Validating EAST-ADL Timing Constraints Using UPPAAL

From timed automata to DEVS models

Source code testing for automotive software based on UPPAAL model

Towards generation of adaptive test cases from partial models of determinized timed automata

Combining aspect-orientation and UPPAAL timed automata

Mutation Testing for Evaluating the Completeness of Test Cases in High-Speed Train Control System

Similar Documents

Specification Mutation Analysis for Validating Timed Testing Approaches Based on Timed Automata

UPPAAL-based real-time testing: New coverage criteria and length-optimal test generation

Online testing of real-time performance in high-speed train control system

TripleT: Improving Test Responsiveness for High Performance Embedded Systems

Validating EAST-ADL Timing Constraints Using UPPAAL

From timed automata to DEVS models

Source code testing for automotive software based on UPPAAL model

Towards generation of adaptive test cases from partial models of determinized timed automata

Combining aspect-orientation and UPPAAL timed automata

Mutation Testing for Evaluating the Completeness of Test Cases in High-Speed Train Control System