NDLI: Hardware acceleration for the banded Smith-Waterman algorithm with the cycled systolic array

Content Provider	IEEE Xplore Digital Library
Author	Peng Chen Chao Wang Xi Li Xuehai Zhou
Copyright Year	2013
Description	Author affiliation: Comput. Sci. Dept., Univ. of Sci. & Technol. of China, Hefei, China (Peng Chen; Chao Wang; Xi Li; Xuehai Zhou)
Abstract	The Smith-Waterman is one of the most popular algorithms in the molecular sequence alignment. It is often used to find the best local alignment between two strings by calculating the similarity score of the pair of strings. The algorithm is of great potential to be parallelized and has been employed by a lot of FPGA-based solutions, mostly with the systolic array manner. However, the architecture designers always find the number of the process elements (PE) in their implementation quite limited by the resources available on the FPGA devices. They either make decomposition or fold the implementation of their applications when facing a large requirement for the process elements number. In this paper, we put forward a novel FPGA-based architecture which could address the problem with a bounded number of PEs to realize any lengths of systolic array. It is mainly based on the idea of the banded Smith-Waterman but with a key distinguish that it reuses the PEs which are beyond the boundary. Analysis shows that the approach is as fast as the normal systolic fabric and obtains quite considerable resource reduction.
Starting Page	480
Ending Page	481
File Size	309782
Page Count	2
File Format	PDF
e-ISBN	9781479921980
DOI	10.1109/FPT.2013.6718421
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-12-09
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arrays Field programmable gate arrays Acceleration Approximation algorithms Heuristic algorithms Microprocessors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimization Strategies for Smith-Waterman Algorithm on FPGA Platform

Hardware implementation of the Smith-Waterman algorithm using a systolic architecture

Hardware implementation of the Smith-Waterman Algorithm using Recursive Variable Expansion

Hardware oriented optimization of Smith-Waterman algorithm

Development of DNA sequencing accelerator based on Smith Waterman algorithm with heuristic divide and conquer technique for FPGA implementation

Fast Smith-Waterman hardware implementation

A Banded Smith-Waterman FPGA Accelerator for Mercury BLASTP

A systolic array for sequence comparison based on two-logic-levels processing element

Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs

Hardware acceleration for the banded Smith-Waterman algorithm with the cycled systolic array

Similar Documents

Optimization Strategies for Smith-Waterman Algorithm on FPGA Platform

Hardware implementation of the Smith-Waterman algorithm using a systolic architecture

Hardware implementation of the Smith-Waterman Algorithm using Recursive Variable Expansion

Hardware oriented optimization of Smith-Waterman algorithm

Development of DNA sequencing accelerator based on Smith Waterman algorithm with heuristic divide and conquer technique for FPGA implementation

Fast Smith-Waterman hardware implementation

A Banded Smith-Waterman FPGA Accelerator for Mercury BLASTP

A systolic array for sequence comparison based on two-logic-levels processing element

Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs

Hardware acceleration for the banded Smith-Waterman algorithm with the cycled systolic array