NDLI: An open-source SATA core for Virtex-4 FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Gorman, C. Siqueira, P. Tessier, R.
Copyright Year	2013
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA (Gorman, C.; Siqueira, P.; Tessier, R.)
Abstract	In this demonstration, we present an open-source Serial ATA core designed for Virtex-4 FPGAs. This core utilizes the RocketIO Multi-Gigabit Transceiver (MGT) of the Virtex-4 to interface with hard drives at SATA Generation 1 (SATA I, 1.5 Gb/s) and Generation 2 (SATA II, 3.0 Gb/s) speeds. A full design hierarchy from host software to the physical layer is provided with the distribution to facilitate design use. A simple, FIFO interface allows for easy integration with other FPGA modules. The demonstration illustrates the correct write and read behavior of the core using a Xilinx ML405 board and a solid state disk. The peak transfer rate of the core for SATA I (130 MB/s) is demonstrated. Our goal for the demonstration is to educate the reconfigurable computing community regarding the availability of the core and to illustrate its capabilities.
Starting Page	454
Ending Page	457
File Size	646506
Page Count	4
File Format	PDF
e-ISBN	9781479921980
DOI	10.1109/FPT.2013.6718413
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-12-09
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Clocks Open source software Physical layer Protocols Transceivers Debugging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Groundhog - A Serial ATA Host Bus Adapter (HBA) for FPGAs

Weasel: A platform-independent streaming-optimized SATA controller

Single-Event Characterization of Multi-Gigabit Transceivers (MGT) in Space-Grade Virtex-5QV Field Programmable Gate Arrays (FPGA)

Built-In Self-Test of programmable clock buffers in Virtex-4, Virtex-5 and Virtex-6 FPGAs

Multi-Function Highband Software Radio with Digital Transceivers

FPGA based TDC using Virtex-4 ISERDES blocks

Implementing a Serial ATA Controller Base on FPGA

High speed data transfer with FPGAs and QSFP+modules

An integrated debugging environment for FPGA computing platforms

An open-source SATA core for Virtex-4 FPGAs

Similar Documents

Groundhog - A Serial ATA Host Bus Adapter (HBA) for FPGAs

Weasel: A platform-independent streaming-optimized SATA controller

Single-Event Characterization of Multi-Gigabit Transceivers (MGT) in Space-Grade Virtex-5QV Field Programmable Gate Arrays (FPGA)

Built-In Self-Test of programmable clock buffers in Virtex-4, Virtex-5 and Virtex-6 FPGAs

Multi-Function Highband Software Radio with Digital Transceivers

FPGA based TDC using Virtex-4 ISERDES blocks

Implementing a Serial ATA Controller Base on FPGA

High speed data transfer with FPGAs and QSFP+modules

An integrated debugging environment for FPGA computing platforms

An open-source SATA core for Virtex-4 FPGAs