NDLI: Capacitive sensor interfacing circuit using 0.18-nm CMOS technology for MEMS application

Content Provider	IEEE Xplore Digital Library
Author	Banitorfian, F. Soin, N.
Copyright Year	2011
Description	Author affiliation: Dept. of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia (Banitorfian, F.; Soin, N.)
Abstract	The aim of this paper is design of interface circuit while it is applied in capacitive sensor applications. In this paper, the circuits were designed in 0.18-μm Silterra CMOS technology and simulated in Mentor Graphic DA-IC. The proposed capacitive sensor includes two major building blocks: a wide-swing current mirror with enhanced output impedance which is usually used in wide-signal-swing op-amps, and an operational transconductance amplifier (OTA). OTA is an amplifier which its differential input voltage generate an output current. Thus, it is a voltage controlled current source (VCCS). The proposed OTA in this paper is a two-stage telescopic OTA that compared to the other types of OTA, it has higher gain, highest output swing and lower noise which are suitable for our target. In this paper, some parameters such as gain, power consumption and maximum output swing are given and compared with other researches to show relative performance of this circuit. The OTA with 78-dB gain and high-output swing has been driven by a high impedance current mirror which provides low error in its output voltage.
Starting Page	152
Ending Page	155
File Size	433672
Page Count	4
File Format	PDF
ISBN	9781612848440
e-ISBN	9781612848464
DOI	10.1109/RSM.2011.6088313
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-28
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Current measurement Capacitors Capacitive sensor Two stage OTA Capacitance CMOS technology Capacitive sensors Wide swing current mirror CMOS integrated circuits Interface circuit Mirrors MEMS sensors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in