NDLI: A novel bandwidth estimation method for distributed on-chip RLCG interconnects

Content Provider	IEEE Xplore Digital Library
Author	Kar, R. Maheshwari, V. Choudhary, A. Singh, A. Mal, A.K. Bhattacharjee, A.K.
Copyright Year	2010
Description	Author affiliation: Department of Electronics & Communication Engg., National Institute of Technology Durgapur-9, West Bengal, INDIA, 713209 (Kar, R.; Maheshwari, V.; Choudhary, A.; Singh, A.; Mal, A.K.; Bhattacharjee, A.K.)
Abstract	Due to the requirement of high data transmission rate, bandwidth has become an important performance parameter for high speed VLSI design. In order to have the maximum data transfer possible through the on-chip data buses, the bandwidth of the interconnect has to be precisely modeled. At very high frequency (of the order of few GHz) both inductance and conductance matrices become equally important for the characterization of the on-chip interconnect. With the increase in the number of metal layers from generation to generation, the coupling has become a crucial phenomenon that could severely affect the performance parameters of the on-chip buses. There are several approaches proposed in the literature which consider only the capacitive coupling between the metal lines. But at the operating frequency, of the order of few GHz, the inductive coupling should also be considered simultaneously for the accurate modeling of the cross talk phenomena. In this paper we have proposed a closed form formula for the bandwidth of on-chip interconnect. For the first time in the literature, we have derived the bandwidth expression for the interconnect using RLCG transmission line model taking inductive coupling into consideration. We have analytically shown the maximum bandwidth achievable from two parallel interconnect lines with a definite amount of inductive coupling present between these two. The results obtained by using our method show that the proposed model could result an error as less as 10% when compared to SPICE simulation.
Starting Page	372
Ending Page	376
File Size	206998
Page Count	5
File Format	PDF
ISBN	9781424485956
e-ISBN	9781424485949
DOI	10.1109/ICSIP.2010.5697501
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-15
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Couplings Inductance Power transmission lines Bandwidth Estimation Integrated circuit interconnections Crosstalk Capacitance Integrated circuit modeling Distributed RLCG On-Chip Interconnect Inductive Coupling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An accurate crosstalk noise estimation method for two simultaneously switched on-chip VLSI distributed RLCG global interconnects

Bandwidth Modelling for Distributed On-Chip RLCG Interconnect Considering Coupling Effects

Crosstalk aware bandwidth modeling for distributed on-chip RLCG interconnects using difference model approach

Inductive coupling aware explicit cross-talk and delay formula for on-chip VLSI RLCG interconnects using difference model approach

Transfer functions of on-chip global interconnects based on distributed RLCG interconnects model

Coupling aware power estimation for on-chip VLSI distributed RLCG global interconnects using model order reduction technique

High-speed on-chip interconnect modeling for circuit simulation

Compact distributed RLC models for multilevel interconnect networks

Delay model for VLSI RLCG global interconnects line

A novel bandwidth estimation method for distributed on-chip RLCG interconnects

Similar Documents

An accurate crosstalk noise estimation method for two simultaneously switched on-chip VLSI distributed RLCG global interconnects

Bandwidth Modelling for Distributed On-Chip RLCG Interconnect Considering Coupling Effects

Crosstalk aware bandwidth modeling for distributed on-chip RLCG interconnects using difference model approach

Inductive coupling aware explicit cross-talk and delay formula for on-chip VLSI RLCG interconnects using difference model approach

Transfer functions of on-chip global interconnects based on distributed RLCG interconnects model

Coupling aware power estimation for on-chip VLSI distributed RLCG global interconnects using model order reduction technique

High-speed on-chip interconnect modeling for circuit simulation

Compact distributed RLC models for multilevel interconnect networks

Delay model for VLSI RLCG global interconnects line

A novel bandwidth estimation method for distributed on-chip RLCG interconnects