NDLI: A simple implementation of determinant decision diagram

Content Provider	IEEE Xplore Digital Library
Author	Guoyong Shi
Copyright Year	2010
Description	Author affiliation: School of Microelectronics, Shanghai Jiao Tong University, Shanghai, 200240, China (Guoyong Shi)
Abstract	Determinant decision diagram (DDD) uses a Binary Decision Diagram (BDD) to represent the Laplace expansion of a determinant. It is used as the core computation engine in some modern symbolic circuit simulators. The traditional implementations rely on a BDD package for the common-data sharing operations in which symbol ordering plays an essential role. This paper proposes a simple implementation method which does not use any BDD package. Sharing is implemented by directly hashing minors, while the requirement on symbol ordering is weakened to an expansion ordering. The basic mechanism used is a natural formulation of layered expansion which is analogous to manual expansion of a determinant, hence it is easily understood. The simplified DDD construction method not only makes the DDD implementation straightforward, but also results in greater efficiency. A simulator developed based on this new method solves the μa725 op-amp circuit in a few seconds by flat expansion.
Starting Page	70
Ending Page	76
File Size	495082
Page Count	7
File Format	PDF
ISBN	9781424481934
ISSN	10923152
e-ISBN	9781424481941
DOI	10.1109/ICCAD.2010.5654333
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Light emitting diodes Data structures Boolean functions Integrated circuit modeling Indexes Analytical models Runtime symbolic circuit analysis analog integrated circuit binary decision diagram (BDD) determinant decision diagram (DDD) Laplace expansion
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A simple implementation of determinant decision diagram

Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis

Topological symbolic simplification for analog design

Exact and heuristic minimization of determinant decision diagrams (2002).

Hierarchical graph reduction approach to symbolic circuit analysis with data sharing and cancellation-free properties

Hierarchical symbolic sensitivity computation with applications to large amplifier circuit design

Multi-Terminal Determinant Decision Diagrams: A New Approach to Semi-Symbolic Analysis of Analog Integrated Circuits (2000)

Canonical symbolic analysis of large analog circuits with determinant decision diagrams (2000)

A design platform for analog device size sensitivity analysis and visualization

A simple implementation of determinant decision diagram

Similar Documents

A simple implementation of determinant decision diagram

Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis

Topological symbolic simplification for analog design

Exact and heuristic minimization of determinant decision diagrams (2002).

Hierarchical graph reduction approach to symbolic circuit analysis with data sharing and cancellation-free properties

Hierarchical symbolic sensitivity computation with applications to large amplifier circuit design

Multi-Terminal Determinant Decision Diagrams: A New Approach to Semi-Symbolic Analysis of Analog Integrated Circuits (2000)

Canonical symbolic analysis of large analog circuits with determinant decision diagrams (2000)

A design platform for analog device size sensitivity analysis and visualization

A simple implementation of determinant decision diagram