NDLI: Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis

Content Provider	IEEE Xplore Digital Library
Author	Guoyong Shi
Copyright Year	1982
Abstract	Symbolic circuit analysis is concerned with analytical construction of circuit response in the frequency (or time) domain, for which an efficient data structure is required. Recent research has justified that the binary decision diagram (BDD) is a superior data structure with the following distinguishing feature: a large number of product terms can be compactly represented by a BDD, on which numerical computations and analytical deductions can be performed directly. Using BDD for symbolic circuit analysis requires an efficient method for construction. In this paper, a graph-based construction method, called graph-pair decision diagram (GPDD), is developed. Given a small-signal circuit, a pair of graphs representing the circuit is created, from which a GPDD is constructed by successively reducing the graph pair. The GPDD algorithm, which generates cancellation-free symbolic terms, differs from the existing determinant decision diagram (DDD) algorithm. Detailed theory and implementable algorithms for the GPDD construction are developed, and a runtime performance comparison to DDD is made. It is demonstrated that the runtime performance using GPDD is comparable to that of DDD in terms of time and memory complexity for exact symbolic analysis, although the GPDD algorithm has to generate a much larger number of symbolic product terms.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	275
Ending Page	288
Page Count	14
File Size	1914057
File Format	PDF
ISSN	02780070
Volume Number	32
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Data structures Boolean functions Algorithm design and analysis SPICE Integrated circuit modeling Circuit analysis Voltage control symbolic analysis Analog design automation binary decision diagram (BDD) determinant decision diagram (DDD) graph-pair decision diagram (GPDD) implicit enumeration
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Topological symbolic simplification for analog design

Incremental symbolic construction for topological modeling of analog circuits

A simple implementation of determinant decision diagram

A simple implementation of determinant decision diagram

Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams

Canonical symbolic analysis of large analog circuits with determinant decision diagrams (2000)

Exact and heuristic minimization of determinant decision diagrams (2002).

Symbolic analysis of large analog circuits with determinant decision diagrams (1997).

Symbolic circuit-noise analysis and modeling with determinant decision diagrams (2000)

Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis

Similar Documents

Topological symbolic simplification for analog design

Incremental symbolic construction for topological modeling of analog circuits

A simple implementation of determinant decision diagram

A simple implementation of determinant decision diagram

Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams

Canonical symbolic analysis of large analog circuits with determinant decision diagrams (2000)

Exact and heuristic minimization of determinant decision diagrams (2002).

Symbolic analysis of large analog circuits with determinant decision diagrams (1997).

Symbolic circuit-noise analysis and modeling with determinant decision diagrams (2000)

Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis