NDLI: Stable and Compact Inductance Modeling of 3-D Interconnect Structures

Content Provider	IEEE Xplore Digital Library
Author	Hong Li Balakrishnan, V. Cheng-Kok Koh
Copyright Year	2006
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN (Hong Li; Balakrishnan, V.; Cheng-Kok Koh)
Abstract	Recent successful techniques for the efficient simulation of large-scale interconnect models rely on the sparsification of the inverse of the inductance matrix L. While there are several techniques for sparsifying $L^{-1},$ the stability of these approximations for general interconnect structures has not been established, i.e., the sparsified reluctance and inductance matrices are not guaranteed to be positive-definite. In this paper, we present a novel technique for reluctance sparsification for general interconnect structures that enjoys several advantages: first, the resulting sparse approximation is guaranteed to be positive definite; second, the approximation is optimal, in a certain well-defined sense; third, owing to its computational efficiency and numerical stability, the algorithm is applicable for very large problem sizes; and finally our approach yields a compact representation of both inductance and reluctance matrices for general cases
Starting Page	1
Ending Page	6
File Size	7060681
Page Count	6
File Format	PDF
ISBN	1595933891
ISSN	10923152
DOI	10.1109/ICCAD.2006.320097
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Inductance Integrated circuit interconnections Sparse matrices Computational modeling Wires Circuit simulation Computational efficiency Numerical stability Equivalent circuits Very large scale integration
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A provably passive and cost-efficient model for inductive interconnects

SASIMI: sparsity-aware simulation of interconnect-dominated circuits with nonlinear devices

Compact and stable modeling of partial inductance and reluctance matrices

On-chip interconnect modeling by wire duplication

On-chip interconnect modeling by wire duplication

Efficient modeling of interconnections in a VLSI circuit

Interconnect model reductions by using the AORA algorithm with considering the adjoint network

A sparsified vector potential equivalent circuit model for massively coupled interconnects

Vector potential equivalent circuit based on PEEC inversion

Stable and Compact Inductance Modeling of 3-D Interconnect Structures

Similar Documents

A provably passive and cost-efficient model for inductive interconnects

SASIMI: sparsity-aware simulation of interconnect-dominated circuits with nonlinear devices

Compact and stable modeling of partial inductance and reluctance matrices

On-chip interconnect modeling by wire duplication

On-chip interconnect modeling by wire duplication

Efficient modeling of interconnections in a VLSI circuit

Interconnect model reductions by using the AORA algorithm with considering the adjoint network

A sparsified vector potential equivalent circuit model for massively coupled interconnects

Vector potential equivalent circuit based on PEEC inversion

Stable and Compact Inductance Modeling of 3-D Interconnect Structures