NDLI: Compact and stable modeling of partial inductance and reluctance matrices

Content Provider	IEEE Xplore Digital Library
Author	Hong Li Balakrishnan, V. Cheng-Kok Koh Guoan Zhong
Copyright Year	2005
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA (Hong Li; Balakrishnan, V.; Cheng-Kok Koh)
Abstract	The sparsification of the reluctance matrix L/sup -1/ (where L denotes the usual inductance matrix L) has been widely used in several recent investigations to make the problem of simulation of interconnects tractable. Although these sparsification techniques work well in practice, the stability of these approximations has not been established, i.e., the sparsified reluctance and inductance matrices are not guaranteed to be positive-definite. In this work, we propose a band matching method that enjoys two advantages: First, we exploit the elegant structure of the inverse of banded matrices so as to construct an approximate inductance matrix L/sup ~/ whose band entries match the band entries of original L, and whose inverse is a banded matrix. This approach yields a compact representation of both inductance and reluctance matrices. Second, we establish that the compact approximant L/sup ~/ is guaranteed to be positive-definite. Simulation results show that our approach enjoys an approximation accuracy that is comparable to that of existing methods.
Sponsorship	Chinese Inst. of Electron
Starting Page	507
Ending Page	510
File Size	690695
Page Count	4
File Format	PDF
ISBN	0780387368
DOI	10.1109/ASPDAC.2005.1466216
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-01-21
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inductance Circuit simulation Integrated circuit interconnections Sparse matrices Wire Stability Equivalent circuits Analytical models Design engineering Design automation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SPICE compatible circuit models for partial reluctance K

SCORE: SPICE compatible reluctance extraction

Stable and Compact Inductance Modeling of 3-D Interconnect Structures

Iterative methods for reluctance based PEEC models

On-chip interconnect modeling by wire duplication

On-chip interconnect modeling by wire duplication

Recent improvements for fast inductance extraction and simulation [packaging]

Vector potential equivalent circuit based on PEEC inversion

Generating sparse partial inductance matrices with guaranteed stability

Compact and stable modeling of partial inductance and reluctance matrices

Similar Documents

SPICE compatible circuit models for partial reluctance K

SCORE: SPICE compatible reluctance extraction

Stable and Compact Inductance Modeling of 3-D Interconnect Structures

Iterative methods for reluctance based PEEC models

On-chip interconnect modeling by wire duplication

On-chip interconnect modeling by wire duplication

Recent improvements for fast inductance extraction and simulation [packaging]

Vector potential equivalent circuit based on PEEC inversion

Generating sparse partial inductance matrices with guaranteed stability

Compact and stable modeling of partial inductance and reluctance matrices