NDLI: A New RLC Buffer Insertion Algorithm

Content Provider	IEEE Xplore Digital Library
Author	Zhanyuan Jiang Shiyan Hu Jiang Hu Zhuo Li Weiping Shi
Copyright Year	2006
Description	Author affiliation: Texas A&M Univ., College Station, TX (Zhanyuan Jiang; Shiyan Hu; Jiang Hu)
Abstract	Most existing buffering algorithms neglect the impact of inductance on circuit performance, which causes large error in circuit analysis and optimization. Even for the approaches considering inductance effects, their delay models are too simplistic to catch the actual performance. As delay-length dependence is approaching linear with inductance effect (Ismail and Friedman, 1999), fewer buffers are needed to reduce RLC delay. This motivates this work to propose a new algorithm for RLC buffer insertion. In this paper, a new buffer insertion algorithm considering inductance for intermediate and global interconnect is proposed, based on downstream impedance instead of traditional downstream capacitance. A new pruning technique that provides tremendous speedup and a new frequency estimation method that is very accurate in delay computation are also proposed. Experiments on industrial netlists demonstrate that our new algorithm reduces the number of buffers up to 34.4% over the traditional van Ginneken's algorithm that ignores inductance. Our impedance delay estimation is very accurate compared to SPICE simulations, with only 10% error while the delay model used in the previous RLC algorithm has 20% error (Ismael et al., 2001). The accurate delay model not only reduces the number of buffers, but also brings high fidelity to the buffer solutions. Incorporating slew constraints, the algorithm is accelerated by about 4times with only slight degradation in solution quality
Starting Page	553
Ending Page	557
File Size	6081949
Page Count	5
File Format	PDF
ISBN	1595933891
ISSN	10923152
DOI	10.1109/ICCAD.2006.320173
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Inductance Delay effects Delay estimation Impedance Circuit optimization Circuit analysis Integrated circuit interconnections Capacitance Frequency estimation SPICE
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new rlc buffer insertion algorithm.

A New RLC Buffer Insertion Algorithm

An Efficient Algorithm for RLC Buffer Insertion

Equivalent Elmore delay for RLC trees

Buffer insertion for noise and delay optimization

Hurwitz stable reduced order modeling for RLC interconnect trees

A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization

An "effective" capacitance based delay metric for RC interconnect

A new RLC buffer insertion algorithm

A New RLC Buffer Insertion Algorithm

Similar Documents

A new rlc buffer insertion algorithm.

A New RLC Buffer Insertion Algorithm

An Efficient Algorithm for RLC Buffer Insertion

Equivalent Elmore delay for RLC trees

Buffer insertion for noise and delay optimization

Hurwitz stable reduced order modeling for RLC interconnect trees

A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization

An "effective" capacitance based delay metric for RC interconnect

A new RLC buffer insertion algorithm

A New RLC Buffer Insertion Algorithm