NDLI: Background memory management for dynamic data structure intensive processing systems

Content Provider	IEEE Xplore Digital Library
Author	de Jong, G. Lin, B. Verdonck, C. Wuytack, S. Catthoor, F.
Copyright Year	1997
Description	Author affiliation: IMEC, Leuven, Belgium (de Jong, G.; Lin, B.; Verdonck, C.; Wuytack, S.; Catthoor, F.)
Abstract	Telecommunication network management applications often require application-specific ICs that use large dynamically allocated stored data structures. Currently available hardware synthesis environments typically do not support dynamic data structure concepts and their associated memory synthesis problems. In this paper we address the background memory management task in a hardware design trajectory, which includes allocation of a distributed memory architecture, assignment and mapping of abstract data structures to memories, and synthesis of dynamic management behavior. With this approach to explore for the optimal memory architecture, the design entry point is lifted to a higher level than currently used for behavioral synthesis, as the specification can be a high-level program using data abstraction. The power of our approach will be substantiated on an industrial high-performance telecommunication ASIC design.
Starting Page	515
Ending Page	520
File Size	701614
Page Count	6
File Format	PDF
ISBN	0818682000
ISSN	10636757
DOI	10.1109/ICCAD.1995.480165
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-11-05
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Memory management Data structures Hardware Network synthesis Memory architecture Signal processing algorithms Runtime Telecommunication network management Partitioning algorithms Tree data structures
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Background Memory Management for Dynamic Data Structure Intensive Processing Systems (1995)

Background Memory Management for Dynamic Data Structure Intensive Processing Systems (0)

F.Catthoor, “Background memory management for dynamic data structure intensive processing systems (1995)

Background memory management for dynamic data structure intensive processing systems

F.Catthoor, “Background memory management for dynamic data structure intensive processing systems (1995)

Parallel Memory Architecture for Arbitrary Stride Accesses

A fast algorithm for data exchange in reconfigurable tree structures

Task Partitioning Oriented Architecture Exploration Method for Dynamic Reconfigurable Architectures

Quasi-static scheduling for multiprocessor DSP

Background memory management for dynamic data structure intensive processing systems

Similar Documents

Background Memory Management for Dynamic Data Structure Intensive Processing Systems (1995)

Background Memory Management for Dynamic Data Structure Intensive Processing Systems (0)

F.Catthoor, “Background memory management for dynamic data structure intensive processing systems (1995)

Background memory management for dynamic data structure intensive processing systems

F.Catthoor, “Background memory management for dynamic data structure intensive processing systems (1995)

Parallel Memory Architecture for Arbitrary Stride Accesses

A fast algorithm for data exchange in reconfigurable tree structures

Task Partitioning Oriented Architecture Exploration Method for Dynamic Reconfigurable Architectures

Quasi-static scheduling for multiprocessor DSP

Background memory management for dynamic data structure intensive processing systems