NDLI: Process challenges in low-k wafer dicing

Content Provider	IEEE Xplore Digital Library
Author	Hanxie Zhao Dianne Shi
Copyright Year	2003
Description	Author affiliation: Kulicke & Soffa Ind. Inc., Santa Clara, CA, USA (Hanxie Zhao; Dianne Shi)
Abstract	Rapid developments in semiconductor industry and the need to maintain interconnect performance as feature sizes shrink are driving a transition to low dielectric constant (k) materials. The very different chemistries and materials properties of low-k dielectric materials may impose novel challenges to wafer/chip manufacturing and packaging processes. Process integration thus becomes more difficult due to the profound changes in properties compared with traditional dielectric materials. Dicing (or sawing) is the first step in the packaging process and its quality can have a significant impact on yields, as well as on device reliability. This paper describes dicing of eight types of Spin-On and CVD low-k wafers. Effects of various blades and dicing process parameters, as well as their combined effect on quality and yield, are discussed. In addition, the effect of cut depth is also examined. Various problems encountered in low-k wafer dicing are presented, and considerations and potential solutions for overcoming these quality obstacles in low-k wafer dicing are discussed. The study shows that the optimized dicing processes must be based on the actual low-k materials, wafer structures and process history of the low-k wafers.
Starting Page	401
Ending Page	407
File Size	699510
Page Count	7
File Format	PDF
ISBN	0780379330
ISSN	10898190
DOI	10.1109/IEMT.2003.1225935
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dielectric materials Electronics industry Dielectric constant Semiconductor materials Chemistry Material properties Manufacturing processes Semiconductor device manufacture Semiconductor device packaging Sawing
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in