NDLI: Flip chip on standard lead frame: laminate performance at a lower cost

Content Provider	IEEE Xplore Digital Library
Author	Juskey, F.
Copyright Year	2003
Description	Author affiliation: AIT, Inc., Pleasanton, CA, USA (Juskey, F.)
Abstract	Flip Chip (FC) technology has been used for the last 30 years for high density, thermally challenging, high-speed IC packaging requirements. Originally done on very expensive ceramic substrates for mainframe computers, the technology was given a great boost forward by the implementation of the lower cost laminate-based PBGA technology. While laminate technology provided a significant cost, weight, and lead-time reduction in packaging technology, that helped revolutionize the PC and laptop computer markets, this still left a significant portion of the IC using marketplace unable to afford the benefits of FC technology. This paper discusses the advent of FC technology in low cost lead frame based IC packages for wireless, automotive and consumer electronic applications. By selectively engineering the die layout and by applying new and improved redistribution, bumping, and assembly technologies it is possible to take non-pad limited die and redistribute its I/O to a 200, 300, or 400 micron pitch and use the existing conventional lead frame IC packages infrastructure. The abbreviated assembly process and the re-use of existing tooling allows for a significant reduction in overall tooling charges. These new IC packages while having the same outward appearance, have a significant improvement in moisture sensitivity level (MSL), electrical performance, and in many instances where the die can be exposed, improved thermal performance at a cost significantly below that of laminate based FC technology.
Starting Page	237
Ending Page	240
File Size	401139
Page Count	4
File Format	PDF
ISBN	0780379330
ISSN	10898190
DOI	10.1109/IEMT.2003.1225907
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Flip chip Laminates Costs Integrated circuit packaging Electronic packaging thermal management Electronics packaging Automotive engineering Assembly Ceramics Portable computers
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in