NDLI: Memory efficient FPGA implementation of hough transform for line and circle detection

Content Provider	IEEE Xplore Digital Library
Author	Elhossini, A. Moussa, M.
Copyright Year	2012
Description	Author affiliation: Sch. of Eng., Univ. of Guelph, Guelph, ON, Canada (Moussa, M.) \|\| Fac. of Eng., Azhar Univ., Cairo, Egypt (Elhossini, A.)
Abstract	Hough transform (HT) is a widely used algorithm in machine vision systems. In this paper, a memory efficient architecture for implementing HT on FPGAs is presented. The proposed architecture enables storing the HT space on the FPGA's memory blocks with no need for accessing external memory while processing large size images in real-time with high frame rate. It can be used for both line and circle detection. Results show very good accuracy with images processed at 30 fps frame rate and image size of 800 × 600. This compares favourably with other reported architectures in the literature.
Sponsorship	IEEE Montreal Sect.
Starting Page	1
Ending Page	5
File Size	1181962
Page Count	5
File Format	PDF
ISBN	9781467314312
ISSN	08407789
e-ISBN	9781467314336
e-ISBN	9781467314329
DOI	10.1109/CCECE.2012.6335003
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-04-29
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Transforms Hardware Mathematical model Memory management Image edge detection Computer vision Hough Transform FPGA
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient architecture for circle detection using Hough transform

Resource-Efficient FPGA Architecture and Implementation of Hough Transform

A hardware implementation of Hough Transform based on parabolic duality

An Efficient Implementation of the Gradient-Based Hough Transform Using DSP Slices and Block RAMs on the FPGA

Memory-efficient architecture of circle Hough transform and its FPGA implementation for iris localisation

Design of Hough transform hardware accelerator for lane detection

Modified circular Hough transform using FPGA

An Efficient Implementation of the Hough Transform Using DSP Slices and Block RAMs on the FPGA

Efficient Hough Transform on the FPGA using DSP Slices and Block RAMs

Memory efficient FPGA implementation of hough transform for line and circle detection

Similar Documents

Efficient architecture for circle detection using Hough transform

Resource-Efficient FPGA Architecture and Implementation of Hough Transform

A hardware implementation of Hough Transform based on parabolic duality

An Efficient Implementation of the Gradient-Based Hough Transform Using DSP Slices and Block RAMs on the FPGA

Memory-efficient architecture of circle Hough transform and its FPGA implementation for iris localisation

Design of Hough transform hardware accelerator for lane detection

Modified circular Hough transform using FPGA

An Efficient Implementation of the Hough Transform Using DSP Slices and Block RAMs on the FPGA

Efficient Hough Transform on the FPGA using DSP Slices and Block RAMs

Memory efficient FPGA implementation of hough transform for line and circle detection