NDLI: Data-and State-Dependent Power Characterisation and Simulation of Black-Box RTL IP Components at System Level

Content Provider	IEEE Xplore Digital Library
Author	Lorenz, D. Gruettner, K. Nebel, W.
Copyright Year	2014
Description	Author affiliation: OFFIS-Inst. for Inf. Technol., Oldenburg, Germany (Lorenz, D.; Gruettner, K.) \|\| Carl von Ossietzky Univ., Oldenburg, Germany (Nebel, W.)
Abstract	Due to the increasing algorithmic complexity of todays embedded systems, the consideration of extra-functional properties becomes even more important. Extra-functional properties such as timing, power consumption, and temperature need to be validated against given requirements on all abstraction levels. For timing and power consumption at RT- and gate-level, several techniques are available, but there is still a lack of methods and tools for power estimation and analyses at electronic system level (ESL) and above. Existing ESL methods in most cases use state-based methods for power simulation. This may lead to inaccurate results, especially for data-dependent designs. In this paper, we extend the Power State Machine (PSM) model for black-box RTL IP components with a mechanism that employs data-dependent switching activity using the Hamming distance (HD). In pipelined designs, we do not only consider the input HD but also the HDs of the internal pipeline stage registers. Since these registers of black-box IP are not observable from the outside, our model derives the internal HDs from previous input data. The results show that our extension achieves up to 38% better results than the previous PSM approach and up to 35% better results compared to a model considering only the input HD.
Starting Page	129
Ending Page	136
File Size	706987
Page Count	8
File Format	PDF
ISBN	9781479957934
DOI	10.1109/DSD.2014.89
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-27
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High definition video Switches Power demand Clocks Pipelines Registers Energy consumption Power State Machine System Level Power Power Simulation Power Characterisation State-dependent Power Data-dependent Power Electronic System Level
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FSMD RTL design manipulation for clock interface abstraction

Enabling energy-aware design decisions for behavioural descriptions containing black-box IP-components

Managing digital-system power at the system level

Energy efficient implementation, power aware simulation and verification of 16-bit ALU using unified power format standards

Black-box and white-box early power intent simulation and verification: Two novel approaches

HotSpot : Visualizing dynamic power consumption in RTL designs

A low power and high picture quality H.264/MPEG-4 video codec IP for HD mobile applications

Techniques for power management at the logic level

Learning-based power modeling of system-level black-box IPs

Data-and State-Dependent Power Characterisation and Simulation of Black-Box RTL IP Components at System Level

Similar Documents

FSMD RTL design manipulation for clock interface abstraction

Enabling energy-aware design decisions for behavioural descriptions containing black-box IP-components

Managing digital-system power at the system level

Energy efficient implementation, power aware simulation and verification of 16-bit ALU using unified power format standards

Black-box and white-box early power intent simulation and verification: Two novel approaches

HotSpot : Visualizing dynamic power consumption in RTL designs

A low power and high picture quality H.264/MPEG-4 video codec IP for HD mobile applications

Techniques for power management at the logic level

Learning-based power modeling of system-level black-box IPs

Data-and State-Dependent Power Characterisation and Simulation of Black-Box RTL IP Components at System Level