NDLI: Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks

Content Provider	IEEE Xplore Digital Library
Author	De, P. Banerjee, K. Mandal, C. Mukhopadhyay, D.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur, Kharagpur, India (De, P.; Banerjee, K.; Mandal, C.; Mukhopadhyay, D.)
Abstract	Execution of cryptographic algorithm in hardware or software usually leaves power/current traces that are dependent on the data being processed. Power analysis attacks (PAAs) have been found to be extremely effective on such systems to derive the cryptographic secrets from these traces. Therefore, countering PAAs is of great importance. In this work, a Binary Decision Diagram (BDD) based dual-rail logic circuit scheme has been developed to counter PAAs. This circuit scheme features novel pre-charge generation, voltage scaling with leakage power minimization and early propagation effect resistance mechanism. A simple synthesis algorithm for mapping given Boolean functions to such BDD based circuits is also presented. The synthesized circuits feature low power circuitry and extremely low peak power variation. Experimental results for elementary gates such as AND, OR, NOT, XOR, NAND, NOR and the Lucifer and the Present S-boxes highlight the advantages of circuits based on this scheme with respect to peak power variance, average power and average current when compared with two other techniques - DP-BDD and SDMLp. Resistance of our S-box implementations to strong differential power analysis and correlation power analysis attacks have also been experimentally demonstrated. All results have been obtained using 65nm technology.
Starting Page	520
Ending Page	527
File Size	835957
Page Count	8
File Format	PDF
ISBN	9781479957934
DOI	10.1109/DSD.2014.61
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-27
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Boolean functions Data structures Transistors Logic gates Resistance Power demand Inverters Voltage scaling Side channel attack Power analysis attack Binary Decision Diagram Early propagation effect
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A BDD based secure hardware design method to guard against power analysis attacks

Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic

A new Nano-scale differential logic style for power analysis attack

An Energy Efficient Secure Logic to Provide Resistance against Differential Power Analysis Attacks

Synthesize pass transistor logic gate by using free binary decision diagram

A low power secure logic style to counteract differential power analysis attacks

Timing attack on NEMS relay based design of AES

A BDD-Based Design of an Area-Power Efficient Asynchronous Adder

Techniques for Random Masking in Hardware

Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks

Similar Documents

A BDD based secure hardware design method to guard against power analysis attacks

Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic

A new Nano-scale differential logic style for power analysis attack

An Energy Efficient Secure Logic to Provide Resistance against Differential Power Analysis Attacks

Synthesize pass transistor logic gate by using free binary decision diagram

A low power secure logic style to counteract differential power analysis attacks

Timing attack on NEMS relay based design of AES

A BDD-Based Design of an Area-Power Efficient Asynchronous Adder

Techniques for Random Masking in Hardware

Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks