NDLI: A Modular Approach to Model Heterogeneous MPSoC at Cycle Level

Content Provider	IEEE Xplore Digital Library
Author	Monchiero, M. Palermo, G. Silvano, C. Villa, O.
Copyright Year	2008
Description	Author affiliation: Dipt. di Elettron. e Inf., Politec. di Milano, Milan (Palermo, G.; Silvano, C.) \|\| HP Labs., Palo Alto, CA (Monchiero, M.) \|\| Paciflc Northwest Nat. Lab., Richland, WA (Villa, O.)
Abstract	This paper proposes a system-level cycle-based framework to model and design heterogeneous multiprocessor systems-on-chip (MPSoC), called GRAPES. The approach features flexibility and modularity maintaining high simulation speed despite modeling at cycle level. Intellectual property (IP) system modules can be described as C++or System C entities and they are wrapped into C++ objects, called plug-ins. Plug-ins, that are modeled by the transaction level modeling (TLM) style, are managed by the GRAPES kernel, which is the core of the simulation framework. GRAPES structural approach permits to easily model run-time reconfiguration and power modeling. Furthermore, GRAPES has been used to model and to simulate a case study: a scalable and heterogeneous MPSoC based on network-on-chip (NoC) interconnect.
Starting Page	158
Ending Page	164
File Size	335400
Page Count	7
File Format	PDF
ISBN	9780769532776
DOI	10.1109/DSD.2008.84
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-09-03
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Object oriented modeling Pipelines Kernel Power system modeling Multiprocessing systems Protocols System-on-a-chip Network-on-a-chip Hardware Digital systems Multiprocessor System-on Chip (MPSoC) Simulation Modeling System-on-Chip (SoC)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Synchronization for Embedded On-Chip Multiprocessors

Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms

HIBI-based multiprocessor SoC on FPGA

Synchronization on heterogeneous multiprocessor systems

H.: PAM-SoC: A toolchain for predicting MPSoC performance (2006)

Towards analog and mixed-signal SOC design with systemC-AMS

Roundtable: Envisioning the Future for Multiprocessor SoC

Fast dynamic memory integration in co-simulation frameworks for multiprocessor system on-chip

Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip

A Modular Approach to Model Heterogeneous MPSoC at Cycle Level

Similar Documents

Efficient Synchronization for Embedded On-Chip Multiprocessors

Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms

HIBI-based multiprocessor SoC on FPGA

Synchronization on heterogeneous multiprocessor systems

H.: PAM-SoC: A toolchain for predicting MPSoC performance (2006)

Towards analog and mixed-signal SOC design with systemC-AMS

Roundtable: Envisioning the Future for Multiprocessor SoC

Fast dynamic memory integration in co-simulation frameworks for multiprocessor system on-chip

Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip

A Modular Approach to Model Heterogeneous MPSoC at Cycle Level